]>
Commit | Line | Data |
---|---|---|
53d4a498 BS |
1 | /* |
2 | * (C) Copyright 2003-2007 | |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
4 | * | |
5 | * Based on PRO Motion board config file by Andy Joseph, andy@promessdev.com | |
6 | * | |
7 | * See file CREDITS for list of people who contributed to this | |
8 | * project. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of | |
13 | * the License, or (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
23 | * MA 02111-1307 USA | |
24 | */ | |
25 | ||
26 | #ifndef __CONFIG_H | |
27 | #define __CONFIG_H | |
28 | ||
53d4a498 BS |
29 | /* |
30 | * High Level Configuration Options | |
31 | */ | |
32 | ||
53d4a498 BS |
33 | /* CPU and board */ |
34 | #define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */ | |
35 | #define CONFIG_MPC5200 1 /* More exactly a MPC5200 */ | |
36 | #define CONFIG_MOTIONPRO 1 /* ... on Promess Motion-PRO board */ | |
37 | ||
38 | ||
39 | /* | |
40 | * Supported commands | |
41 | */ | |
42 | #define CONFIG_COMMANDS (CONFIG_CMD_DFL | \ | |
43 | CFG_CMD_ASKENV | \ | |
44 | CFG_CMD_DHCP | \ | |
45 | CFG_CMD_REGINFO | \ | |
46 | CFG_CMD_IMMAP | \ | |
47 | CFG_CMD_ELF | \ | |
48 | CFG_CMD_MII | \ | |
49 | CFG_CMD_BEDBUG | \ | |
50 | CFG_CMD_NET | \ | |
fa5c2ba1 BS |
51 | CFG_CMD_PING | \ |
52 | CFG_CMD_IDE | \ | |
53 | CFG_CMD_FAT) | |
53d4a498 BS |
54 | |
55 | /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ | |
56 | #include <cmd_confdefs.h> | |
57 | ||
58 | ||
59 | /* | |
60 | * Serial console configuration | |
61 | */ | |
62 | #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */ | |
63 | #define CONFIG_NETCONSOLE 1 /* network console */ | |
64 | #define CONFIG_BAUDRATE 115200 | |
65 | #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } | |
66 | ||
67 | ||
68 | /* | |
69 | * Ethernet configuration | |
70 | */ | |
71 | #define CONFIG_MPC5xxx_FEC 1 | |
72 | #define CONFIG_PHY_ADDR 0x2 | |
73 | #define CONFIG_PHY_TYPE 0x79c874 | |
74 | ||
75 | ||
76 | /* | |
77 | * Autobooting | |
78 | */ | |
79 | #define CONFIG_BOOTDELAY 2 /* autoboot after 2 seconds */ | |
80 | #define CONFIG_AUTOBOOT_KEYED | |
81 | #define CONFIG_AUTOBOOT_STOP_STR "\x1b\x1b" | |
82 | #define DEBUG_BOOTKEYS 0 | |
83 | #undef CONFIG_AUTOBOOT_DELAY_STR | |
84 | #undef CONFIG_BOOTARGS | |
85 | #define CONFIG_AUTOBOOT_PROMPT "Autobooting in %d seconds, " \ | |
86 | "press \"<Esc><Esc>\" to stop\n" | |
87 | ||
88 | #define CONFIG_ETHADDR 00:50:C2:40:10:00 | |
89 | #define CONFIG_OVERWRITE_ETHADDR_ONCE 1 | |
90 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ | |
91 | ||
92 | ||
93 | /* | |
94 | * Default environment settings | |
95 | */ | |
96 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
53d4a498 BS |
97 | "netdev=eth0\0" \ |
98 | "hostname=motionpro\0" \ | |
99 | "netmask=255.255.0.0\0" \ | |
100 | "ipaddr=192.168.160.22\0" \ | |
101 | "serverip=192.168.1.1\0" \ | |
102 | "gatewayip=192.168.1.1\0" \ | |
1f1369c3 | 103 | "console=ttyPSC0,115200\0" \ |
53d4a498 | 104 | "u-boot_addr=100000\0" \ |
1f1369c3 BS |
105 | "kernel_addr=200000\0" \ |
106 | "fdt_addr=400000\0" \ | |
107 | "ramdisk_addr=500000\0" \ | |
fa5c2ba1 | 108 | "multi_image_addr=800000\0" \ |
53d4a498 | 109 | "rootpath=/opt/eldk-4.1/ppc_6xx\0" \ |
53d4a498 | 110 | "u-boot=/tftpboot/motionpro/u-boot.bin\0" \ |
1f1369c3 BS |
111 | "bootfile=/tftpboot/motionpro/uImage\0" \ |
112 | "fdt_file=/tftpboot/motionpro/motionpro.dtb\0" \ | |
113 | "ramdisk_file=/tftpboot/motionpro/uRamdisk\0" \ | |
fa5c2ba1 | 114 | "multi_image_file=kernel+initrd+dtb.img\0" \ |
53d4a498 BS |
115 | "load=tftp $(u-boot_addr) $(u-boot)\0" \ |
116 | "update=prot off fff00000 fff3ffff; era fff00000 fff3ffff; " \ | |
117 | "cp.b $(u-boot_addr) fff00000 $(filesize);" \ | |
118 | "prot on fff00000 fff3ffff\0" \ | |
119 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
53d4a498 BS |
120 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
121 | "nfsroot=$(serverip):$(rootpath)\0" \ | |
fa5c2ba1 | 122 | "fat_args=setenv bootargs rw\0" \ |
1f1369c3 BS |
123 | "addip=setenv bootargs $(bootargs) " \ |
124 | "ip=$(ipaddr):$(serverip):$(gatewayip):" \ | |
125 | "$(netmask):$(hostname):$(netdev):off panic=1 " \ | |
126 | "console=$(console)\0" \ | |
127 | "net_nfs=tftp $(kernel_addr) $(bootfile); " \ | |
128 | "tftp $(fdt_addr) $(fdt_file); run nfsargs addip; " \ | |
129 | "bootm $(kernel_addr) - $(fdt_addr)\0" \ | |
130 | "net_self=tftp $(kernel_addr) $(bootfile); " \ | |
131 | "tftp $(fdt_addr) $(fdt_file); " \ | |
132 | "tftp $(ramdisk_addr) $(ramdisk_file); " \ | |
133 | "run ramargs addip; " \ | |
134 | "bootm $(kernel_addr) $(ramdisk_addr) $(fdt_addr)\0" \ | |
fa5c2ba1 BS |
135 | "fat_multi=run fat_args addip; fatload ide 0:1 " \ |
136 | "${multi_image_addr} ${multi_image_file}; " \ | |
137 | "bootm ${multi_image_addr}\0" \ | |
53d4a498 BS |
138 | "" |
139 | #define CONFIG_BOOTCOMMAND "run net_nfs" | |
140 | ||
53d4a498 BS |
141 | /* |
142 | * do board-specific init | |
143 | */ | |
144 | #define CONFIG_BOARD_EARLY_INIT_R 1 | |
145 | ||
146 | ||
147 | /* | |
148 | * Low level configuration | |
149 | */ | |
150 | ||
151 | ||
152 | /* | |
153 | * Clock configuration: SYS_XTALIN = 25MHz | |
154 | */ | |
155 | #define CFG_MPC5XXX_CLKIN 25000000 | |
156 | ||
06241d50 BS |
157 | |
158 | /* | |
159 | * Set IPB speed to 100MHz (yes, the #define is misnamed) | |
160 | */ | |
161 | #define CFG_IPBSPEED_133 | |
162 | ||
163 | ||
53d4a498 BS |
164 | /* |
165 | * Memory map | |
166 | */ | |
167 | /* | |
168 | * Warning!!! with the current BestComm Task, MBAR MUST BE set to 0xf0000000. | |
169 | * Setting MBAR to otherwise will cause system hang when using SmartDMA such | |
170 | * as network commands. | |
171 | */ | |
172 | #define CFG_MBAR 0xf0000000 | |
173 | #define CFG_SDRAM_BASE 0x00000000 | |
174 | ||
175 | /* | |
176 | * If building for running out of SDRAM, then MBAR has been set up beforehand | |
177 | * (e.g., by the BDI). Otherwise we must specify the default boot-up value of | |
178 | * MBAR, as given in the doccumentation. | |
179 | */ | |
180 | #if TEXT_BASE == 0x00100000 | |
181 | #define CFG_DEFAULT_MBAR 0xf0000000 | |
182 | #else /* TEXT_BASE != 0x00100000 */ | |
183 | #define CFG_DEFAULT_MBAR 0x80000000 | |
184 | #define CFG_LOWBOOT 1 | |
185 | #endif /* TEXT_BASE == 0x00100000 */ | |
186 | ||
187 | /* Use SRAM until RAM will be available */ | |
188 | #define CFG_INIT_RAM_ADDR MPC5XXX_SRAM | |
189 | #define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE | |
190 | ||
191 | #define CFG_GBL_DATA_SIZE 128 /* size in bytes for initial data */ | |
192 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) | |
193 | #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET | |
194 | ||
195 | #define CFG_MONITOR_BASE TEXT_BASE | |
196 | #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) | |
197 | #define CFG_RAMBOOT 1 | |
198 | #endif | |
199 | ||
200 | #define CFG_MONITOR_LEN (256 << 10) /* 256 kB for Monitor */ | |
201 | #define CFG_MALLOC_LEN (128 << 10) /* 128 kB for malloc() */ | |
202 | #define CFG_BOOTMAPSZ (8 << 20) /* initial mem map for Linux */ | |
203 | ||
204 | ||
205 | /* | |
206 | * Chip selects configuration | |
207 | */ | |
208 | /* Boot Chipselect */ | |
209 | #define CFG_BOOTCS_START CFG_FLASH_BASE | |
210 | #define CFG_BOOTCS_SIZE CFG_FLASH_SIZE | |
211 | #define CFG_BOOTCS_CFG 0x03035D00 | |
212 | ||
213 | /* Flash memory addressing */ | |
214 | #define CFG_CS0_START CFG_FLASH_BASE | |
215 | #define CFG_CS0_SIZE CFG_FLASH_SIZE | |
216 | #define CFG_CS0_CFG CFG_BOOTCS_CFG | |
217 | ||
218 | /* Dual Port SRAM -- Kollmorgen Drive memory addressing */ | |
219 | #define CFG_CS1_START 0x50000000 | |
220 | #define CFG_CS1_SIZE 0x10000 | |
221 | #define CFG_CS1_CFG 0x05055800 | |
222 | ||
223 | /* Local register access */ | |
224 | #define CFG_CS2_START 0x50010000 | |
225 | #define CFG_CS2_SIZE 0x10000 | |
226 | #define CFG_CS2_CFG 0x05055800 | |
227 | ||
228 | /* Anybus CompactCom Module memory addressing */ | |
229 | #define CFG_CS3_START 0x50020000 | |
230 | #define CFG_CS3_SIZE 0x10000 | |
231 | #define CFG_CS3_CFG 0x05055800 | |
232 | ||
233 | /* No burst and dead cycle = 2 for all CSs */ | |
234 | #define CFG_CS_BURST 0x00000000 | |
235 | #define CFG_CS_DEADCYCLE 0x22222222 | |
236 | ||
237 | ||
238 | /* | |
239 | * SDRAM configuration | |
240 | */ | |
241 | /* 2 x MT48LC16M16A2BG-75 IT:D, CASL 2, 32 bit data bus */ | |
242 | #define SDRAM_CONFIG1 0x52222600 | |
243 | #define SDRAM_CONFIG2 0x88b70000 | |
244 | #define SDRAM_CONTROL 0x50570000 | |
245 | #define SDRAM_MODE 0x008d0000 | |
246 | ||
247 | ||
248 | /* | |
249 | * Flash configuration | |
250 | */ | |
251 | #define CFG_FLASH_CFI 1 /* Flash is CFI conformant */ | |
252 | #define CFG_FLASH_CFI_DRIVER 1 | |
253 | #define CFG_FLASH_BASE 0xff000000 | |
254 | #define CFG_FLASH_SIZE 0x01000000 | |
255 | #define CFG_MAX_FLASH_BANKS 1 /* max num of memory banks */ | |
256 | #define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE } | |
257 | #define CFG_MAX_FLASH_SECT 256 /* max num of sects on one chip */ | |
258 | #define CONFIG_FLASH_16BIT /* Flash is 16-bit */ | |
259 | ||
260 | ||
fa5c2ba1 BS |
261 | /* |
262 | * IDE/ATA configuration | |
263 | */ | |
264 | #define CFG_ATA_BASE_ADDR MPC5XXX_ATA | |
265 | #define CFG_IDE_MAXBUS 1 | |
266 | #define CFG_IDE_MAXDEVICE 1 | |
267 | #define CONFIG_IDE_PREINIT | |
268 | ||
269 | #define CFG_ATA_DATA_OFFSET 0x0060 | |
270 | #define CFG_ATA_REG_OFFSET CFG_ATA_DATA_OFFSET | |
271 | #define CFG_ATA_STRIDE 4 | |
272 | #define CONFIG_DOS_PARTITION | |
273 | ||
274 | ||
53d4a498 BS |
275 | /* |
276 | * Environment settings | |
277 | */ | |
278 | #define CFG_ENV_IS_IN_FLASH 1 | |
279 | /* This has to be a multiple of the Flash sector size */ | |
280 | #define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN) | |
281 | #define CFG_ENV_SIZE 0x1000 | |
282 | #define CFG_ENV_SECT_SIZE 0x10000 | |
283 | ||
284 | ||
285 | /* | |
286 | * Pin multiplexing configuration | |
287 | */ | |
288 | ||
289 | /* PSC1: UART1 | |
290 | * PSC2: GPIO (default) | |
291 | * PSC3: GPIO (default) | |
292 | * USB: 2xUART4/5 | |
293 | * Ethernet: Ethernet 100Mbit with MD | |
294 | * Timer: CAN2/GPIO | |
295 | * PSC6/IRDA: GPIO (default) | |
296 | */ | |
297 | #define CFG_GPS_PORT_CONFIG 0x1105a004 | |
298 | ||
299 | ||
300 | /* | |
301 | * Miscellaneous configurable options | |
302 | */ | |
303 | #define CFG_LONGHELP /* undef to save memory */ | |
304 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ | |
305 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ | |
306 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ | |
307 | #define CFG_MAXARGS 16 /* max number of command args */ | |
308 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
309 | ||
310 | #define CFG_MEMTEST_START 0x00100000 /* memtest works on */ | |
311 | #define CFG_MEMTEST_END 0x03f00000 /* 1 ... 64 MiB in DRAM */ | |
312 | ||
313 | #define CFG_LOAD_ADDR 0x200000 /* default kernel load addr */ | |
314 | ||
315 | #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ | |
316 | ||
317 | ||
318 | /* | |
319 | * Various low-level settings | |
320 | */ | |
321 | #define CFG_HID0_INIT HID0_ICE | HID0_ICFI | |
322 | #define CFG_HID0_FINAL HID0_ICE | |
323 | ||
324 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
325 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
326 | ||
327 | #define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */ | |
328 | ||
329 | ||
330 | /* Not needed for MPC 5xxx U-Boot, but used by tools/updater */ | |
331 | #define CFG_RESET_ADDRESS 0xfff00100 | |
332 | ||
1f1369c3 BS |
333 | /* pass open firmware flat tree */ |
334 | #define CONFIG_OF_FLAT_TREE 1 | |
335 | #define CONFIG_OF_BOARD_SETUP 1 | |
336 | ||
337 | /* maximum size of the flat tree (8K) */ | |
338 | #define OF_FLAT_TREE_MAX_SIZE 8192 | |
339 | #define OF_CPU "PowerPC,5200@0" | |
340 | #define OF_SOC "soc5200@f0000000" | |
341 | #define OF_TBCLK (bd->bi_busfreq / 4) | |
342 | #define OF_STDOUT_PAT "/soc5200@f0000000/serial@2000" | |
343 | ||
53d4a498 | 344 | #endif /* __CONFIG_H */ |