]>
Commit | Line | Data |
---|---|---|
419adbfb FE |
1 | /* |
2 | * (C) Copyright 2011 Freescale Semiconductor, Inc. | |
3 | * | |
1a459660 | 4 | * SPDX-License-Identifier: GPL-2.0+ |
419adbfb FE |
5 | */ |
6 | ||
7 | #ifndef __CONFIG_H | |
8 | #define __CONFIG_H | |
9 | ||
0208a53f FE |
10 | #include <asm/arch/imx-regs.h> |
11 | ||
419adbfb FE |
12 | /* High Level Configuration Options */ |
13 | ||
419adbfb | 14 | #define CONFIG_SYS_TEXT_BASE 0x81200000 |
af2a4093 | 15 | #define CONFIG_MXC_GPIO |
18fb0e3c | 16 | #define CONFIG_SYS_FSL_CLK |
419adbfb | 17 | |
3dae5b51 RH |
18 | #define CONFIG_SYS_TIMER_RATE 32768 |
19 | #define CONFIG_SYS_TIMER_COUNTER \ | |
20 | (&((struct gpt_regs *)IMX_GPT1_BASE)->counter) | |
21 | ||
419adbfb FE |
22 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ |
23 | #define CONFIG_SETUP_MEMORY_TAGS | |
24 | #define CONFIG_INITRD_TAG | |
25 | ||
f39c008e FE |
26 | #define CONFIG_MACH_TYPE MACH_TYPE_MX25_3DS |
27 | ||
419adbfb FE |
28 | /* Size of malloc() pool */ |
29 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024) | |
30 | ||
31 | /* Physical Memory Map */ | |
32 | ||
33 | #define CONFIG_NR_DRAM_BANKS 1 | |
34 | #define PHYS_SDRAM_1 0x80000000 | |
35 | #define PHYS_SDRAM_1_SIZE (64 * 1024 * 1024) | |
36 | ||
419adbfb | 37 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 |
0208a53f FE |
38 | #define CONFIG_SYS_INIT_RAM_ADDR IMX_RAM_BASE |
39 | #define CONFIG_SYS_INIT_RAM_SIZE IMX_RAM_SIZE | |
40 | ||
41 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
42 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
43 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
44 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
419adbfb FE |
45 | |
46 | /* Memory Test */ | |
47 | #define CONFIG_SYS_MEMTEST_START (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE/2) | |
48 | #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE) | |
49 | ||
419adbfb FE |
50 | /* Serial Info */ |
51 | #define CONFIG_MXC_UART | |
40f6fffe | 52 | #define CONFIG_MXC_UART_BASE UART1_BASE |
419adbfb | 53 | #define CONFIG_CONS_INDEX 1 /* use UART0 for console */ |
419adbfb FE |
54 | |
55 | /* No NOR flash present */ | |
56 | #define CONFIG_ENV_OFFSET (6 * 64 * 1024) | |
57 | #define CONFIG_ENV_SIZE (8 * 1024) | |
81a1d617 | 58 | #define CONFIG_SYS_MMC_ENV_DEV 0 |
419adbfb | 59 | |
419adbfb | 60 | /* U-Boot general configuration */ |
419adbfb | 61 | #define CONFIG_AUTO_COMPLETE |
81a1d617 | 62 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
419adbfb FE |
63 | /* Boot Argument Buffer Size */ |
64 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
65 | #define CONFIG_CMDLINE_EDITING | |
66 | #define CONFIG_SYS_LONGHELP | |
67 | ||
419adbfb FE |
68 | /* Ethernet */ |
69 | #define CONFIG_FEC_MXC | |
70 | #define CONFIG_FEC_MXC_PHYADDR 0x1f | |
71 | #define CONFIG_MII | |
419adbfb FE |
72 | #define CONFIG_ENV_OVERWRITE |
73 | ||
af2a4093 | 74 | /* ESDHC driver */ |
af2a4093 | 75 | #define CONFIG_FSL_ESDHC |
3098ef42 | 76 | #define CONFIG_SYS_FSL_ESDHC_ADDR IMX_MMC_SDHC1_BASE |
af2a4093 FE |
77 | #define CONFIG_SYS_FSL_ESDHC_NUM 1 |
78 | ||
e00c89df | 79 | /* PMIC Configs */ |
cabe240b FE |
80 | #define CONFIG_POWER |
81 | #define CONFIG_POWER_I2C | |
82 | #define CONFIG_POWER_FSL | |
913702ca | 83 | #define CONFIG_POWER_FSL_MC34704 |
e00c89df FE |
84 | #define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x54 |
85 | ||
e00c89df | 86 | /* I2C Configs */ |
b089d039 | 87 | #define CONFIG_SYS_I2C |
88 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
89 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
90 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
e00c89df | 91 | |
d37b3348 BT |
92 | /* RTC */ |
93 | #define CONFIG_RTC_IMXDI | |
d37b3348 | 94 | |
9e408a39 FE |
95 | /* Fuse API support */ |
96 | #define CONFIG_FSL_IIM | |
97 | #define CONFIG_CMD_FUSE | |
98 | ||
e00c89df FE |
99 | /* Ethernet Configs */ |
100 | ||
419adbfb FE |
101 | |
102 | #define CONFIG_LOADADDR 0x81000000 /* loadaddr env var */ | |
103 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
104 | ||
105 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
106 | "script=boot.scr\0" \ | |
81a1d617 FE |
107 | "image=zImage\0" \ |
108 | "console=ttymxc0\0" \ | |
109 | "splashpos=m,m\0" \ | |
110 | "fdt_high=0xffffffff\0" \ | |
111 | "initrd_high=0xffffffff\0" \ | |
112 | "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \ | |
113 | "fdt_addr=0x82000000\0" \ | |
114 | "boot_fdt=try\0" \ | |
115 | "ip_dyn=yes\0" \ | |
116 | "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \ | |
117 | "mmcpart=1\0" \ | |
118 | "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \ | |
119 | "update_sd_firmware_filename=u-boot.imx\0" \ | |
120 | "update_sd_firmware=" \ | |
121 | "if test ${ip_dyn} = yes; then " \ | |
122 | "setenv get_cmd dhcp; " \ | |
123 | "else " \ | |
124 | "setenv get_cmd tftp; " \ | |
125 | "fi; " \ | |
126 | "if mmc dev ${mmcdev}; then " \ | |
127 | "if ${get_cmd} ${update_sd_firmware_filename}; then " \ | |
128 | "setexpr fw_sz ${filesize} / 0x200; " \ | |
129 | "setexpr fw_sz ${fw_sz} + 1; " \ | |
130 | "mmc write ${loadaddr} 0x2 ${fw_sz}; " \ | |
131 | "fi; " \ | |
132 | "fi\0" \ | |
133 | "mmcargs=setenv bootargs console=${console},${baudrate} " \ | |
134 | "root=${mmcroot}\0" \ | |
135 | "loadbootscript=" \ | |
f3652c18 | 136 | "load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ |
81a1d617 FE |
137 | "bootscript=echo Running bootscript from mmc ...; " \ |
138 | "source\0" \ | |
f3652c18 OS |
139 | "loadimage=load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \ |
140 | "loadfdt=load mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ | |
81a1d617 FE |
141 | "mmcboot=echo Booting from mmc ...; " \ |
142 | "run mmcargs; " \ | |
143 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
144 | "if run loadfdt; then " \ | |
145 | "bootz ${loadaddr} - ${fdt_addr}; " \ | |
146 | "else " \ | |
147 | "if test ${boot_fdt} = try; then " \ | |
148 | "bootz; " \ | |
149 | "else " \ | |
150 | "echo WARN: Cannot load the DT; " \ | |
151 | "fi; " \ | |
152 | "fi; " \ | |
153 | "else " \ | |
154 | "bootz; " \ | |
155 | "fi;\0" \ | |
156 | "netargs=setenv bootargs console=${console},${baudrate} " \ | |
419adbfb | 157 | "root=/dev/nfs " \ |
81a1d617 FE |
158 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ |
159 | "netboot=echo Booting from net ...; " \ | |
160 | "run netargs; " \ | |
161 | "if test ${ip_dyn} = yes; then " \ | |
162 | "setenv get_cmd dhcp; " \ | |
163 | "else " \ | |
164 | "setenv get_cmd tftp; " \ | |
165 | "fi; " \ | |
166 | "${get_cmd} ${image}; " \ | |
167 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
168 | "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ | |
169 | "bootz ${loadaddr} - ${fdt_addr}; " \ | |
170 | "else " \ | |
171 | "if test ${boot_fdt} = try; then " \ | |
172 | "bootz; " \ | |
173 | "else " \ | |
174 | "echo WARN: Cannot load the DT; " \ | |
175 | "fi; " \ | |
176 | "fi; " \ | |
177 | "else " \ | |
178 | "bootz; " \ | |
179 | "fi;\0" | |
180 | ||
181 | #define CONFIG_BOOTCOMMAND \ | |
182 | "mmc dev ${mmcdev}; if mmc rescan; then " \ | |
183 | "if run loadbootscript; then " \ | |
184 | "run bootscript; " \ | |
185 | "else " \ | |
186 | "if run loadimage; then " \ | |
187 | "run mmcboot; " \ | |
188 | "else run netboot; " \ | |
189 | "fi; " \ | |
190 | "fi; " \ | |
191 | "else run netboot; fi" | |
192 | ||
193 | /* Miscellaneous configurable options */ | |
194 | #define CONFIG_SYS_LONGHELP | |
81a1d617 FE |
195 | #define CONFIG_AUTO_COMPLETE |
196 | ||
419adbfb | 197 | #endif /* __CONFIG_H */ |