]>
Commit | Line | Data |
---|---|---|
c5fb70c9 SB |
1 | /* |
2 | * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de> | |
3 | * | |
4 | * (C) Copyright 2009 Freescale Semiconductor, Inc. | |
5 | * | |
6 | * Configuration settings for the MX51EVK Board | |
7 | * | |
1a459660 | 8 | * SPDX-License-Identifier: GPL-2.0+ |
c5fb70c9 SB |
9 | */ |
10 | ||
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
c5fb70c9 SB |
14 | /* High Level Configuration Options */ |
15 | ||
16 | #define CONFIG_MX51 /* in a mx51 */ | |
c5fb70c9 | 17 | |
18fb0e3c | 18 | #define CONFIG_SYS_FSL_CLK |
c7bdcb61 SB |
19 | #define CONFIG_SYS_TEXT_BASE 0x97800000 |
20 | ||
595f3e56 | 21 | #include <asm/arch/imx-regs.h> |
c5fb70c9 | 22 | |
4f521418 | 23 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ |
4f521418 FE |
24 | #define CONFIG_SETUP_MEMORY_TAGS |
25 | #define CONFIG_INITRD_TAG | |
362635bd | 26 | #define CONFIG_REVISION_TAG |
c5fb70c9 | 27 | |
4cd300ef | 28 | #define CONFIG_MACH_TYPE MACH_TYPE_MX51_BABBAGE |
c5fb70c9 SB |
29 | /* |
30 | * Size of malloc() pool | |
31 | */ | |
f1adefd2 | 32 | #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024) |
c5fb70c9 SB |
33 | |
34 | /* | |
35 | * Hardware drivers | |
36 | */ | |
f6bfd29b BT |
37 | #define CONFIG_FSL_IIM |
38 | #define CONFIG_CMD_FUSE | |
39 | ||
c5fb70c9 | 40 | #define CONFIG_MXC_UART |
40f6fffe | 41 | #define CONFIG_MXC_UART_BASE UART1_BASE |
753fc2eb | 42 | #define CONFIG_MXC_GPIO |
c5fb70c9 | 43 | |
b4377e12 SB |
44 | /* |
45 | * SPI Configs | |
46 | * */ | |
b4377e12 SB |
47 | |
48 | #define CONFIG_MXC_SPI | |
49 | ||
5357265a | 50 | /* PMIC Controller */ |
be3b51aa ŁM |
51 | #define CONFIG_POWER |
52 | #define CONFIG_POWER_SPI | |
53 | #define CONFIG_POWER_FSL | |
b4377e12 SB |
54 | #define CONFIG_FSL_PMIC_BUS 0 |
55 | #define CONFIG_FSL_PMIC_CS 0 | |
56 | #define CONFIG_FSL_PMIC_CLK 2500000 | |
9f481e95 | 57 | #define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH) |
5357265a | 58 | #define CONFIG_FSL_PMIC_BITLEN 32 |
9b6ede92 | 59 | #define CONFIG_RTC_MC13XXX |
b4377e12 | 60 | |
c5fb70c9 SB |
61 | /* |
62 | * MMC Configs | |
63 | * */ | |
64 | #define CONFIG_FSL_ESDHC | |
9992792b | 65 | #define CONFIG_SYS_FSL_ESDHC_ADDR MMC_SDHC1_BASE_ADDR |
c5fb70c9 SB |
66 | #define CONFIG_SYS_FSL_ESDHC_NUM 2 |
67 | ||
c5fb70c9 | 68 | #define CONFIG_GENERIC_MMC |
c5fb70c9 SB |
69 | #define CONFIG_DOS_PARTITION |
70 | ||
71 | /* | |
72 | * Eth Configs | |
73 | */ | |
c5fb70c9 | 74 | #define CONFIG_MII |
c5fb70c9 SB |
75 | |
76 | #define CONFIG_FEC_MXC | |
77 | #define IMX_FEC_BASE FEC_BASE_ADDR | |
78 | #define CONFIG_FEC_MXC_PHYADDR 0x1F | |
79 | ||
055d9693 | 80 | /* USB Configs */ |
055d9693 WG |
81 | #define CONFIG_USB_EHCI |
82 | #define CONFIG_USB_EHCI_MX5 | |
055d9693 WG |
83 | #define CONFIG_USB_HOST_ETHER |
84 | #define CONFIG_USB_ETHER_ASIX | |
85 | #define CONFIG_USB_ETHER_SMSC95XX | |
86 | #define CONFIG_MXC_USB_PORT 1 | |
87 | #define CONFIG_MXC_USB_PORTSC PORT_PTS_ULPI | |
88 | #define CONFIG_MXC_USB_FLAGS MXC_EHCI_POWER_PINS_ENABLED | |
89 | ||
f1adefd2 FE |
90 | /* Framebuffer and LCD */ |
91 | #define CONFIG_PREBOOT | |
695af9ab | 92 | #define CONFIG_VIDEO_IPUV3 |
f1adefd2 FE |
93 | #define CONFIG_VIDEO_BMP_RLE8 |
94 | #define CONFIG_SPLASH_SCREEN | |
95 | #define CONFIG_BMP_16BPP | |
96 | #define CONFIG_VIDEO_LOGO | |
9fbdb1aa | 97 | #define CONFIG_IPUV3_CLK 133000000 |
f1adefd2 | 98 | |
c5fb70c9 SB |
99 | /* allow to overwrite serial and ethaddr */ |
100 | #define CONFIG_ENV_OVERWRITE | |
101 | #define CONFIG_CONS_INDEX 1 | |
102 | #define CONFIG_BAUDRATE 115200 | |
c5fb70c9 SB |
103 | |
104 | /*********************************************************** | |
105 | * Command definition | |
106 | ***********************************************************/ | |
c5fb70c9 | 107 | |
9b6ede92 FE |
108 | #define CONFIG_CMD_DATE |
109 | ||
c5fb70c9 | 110 | |
28b119e9 | 111 | #define CONFIG_ETHPRIME "FEC0" |
c5fb70c9 | 112 | |
94b5f3ed | 113 | #define CONFIG_LOADADDR 0x92000000 /* loadaddr env var */ |
c5fb70c9 | 114 | |
06982534 SG |
115 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
116 | "script=boot.scr\0" \ | |
20f233bb | 117 | "image=zImage\0" \ |
94b5f3ed FE |
118 | "fdt_file=imx51-babbage.dtb\0" \ |
119 | "fdt_addr=0x91000000\0" \ | |
120 | "boot_fdt=try\0" \ | |
121 | "ip_dyn=yes\0" \ | |
06982534 | 122 | "mmcdev=0\0" \ |
e97721c4 OS |
123 | "mmcpart=1\0" \ |
124 | "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \ | |
06982534 | 125 | "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \ |
0bc32d91 | 126 | "root=${mmcroot}\0" \ |
06982534 SG |
127 | "loadbootscript=" \ |
128 | "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ | |
129 | "bootscript=echo Running bootscript from mmc ...; " \ | |
130 | "source\0" \ | |
20f233bb | 131 | "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \ |
94b5f3ed | 132 | "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ |
06982534 SG |
133 | "mmcboot=echo Booting from mmc ...; " \ |
134 | "run mmcargs; " \ | |
94b5f3ed FE |
135 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ |
136 | "if run loadfdt; then " \ | |
20f233bb | 137 | "bootz ${loadaddr} - ${fdt_addr}; " \ |
94b5f3ed FE |
138 | "else " \ |
139 | "if test ${boot_fdt} = try; then " \ | |
20f233bb | 140 | "bootz; " \ |
94b5f3ed FE |
141 | "else " \ |
142 | "echo WARN: Cannot load the DT; " \ | |
143 | "fi; " \ | |
144 | "fi; " \ | |
145 | "else " \ | |
20f233bb | 146 | "bootz; " \ |
94b5f3ed | 147 | "fi;\0" \ |
06982534 SG |
148 | "netargs=setenv bootargs console=ttymxc0,${baudrate} " \ |
149 | "root=/dev/nfs " \ | |
150 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
151 | "netboot=echo Booting from net ...; " \ | |
152 | "run netargs; " \ | |
94b5f3ed FE |
153 | "if test ${ip_dyn} = yes; then " \ |
154 | "setenv get_cmd dhcp; " \ | |
155 | "else " \ | |
156 | "setenv get_cmd tftp; " \ | |
157 | "fi; " \ | |
20f233bb | 158 | "${get_cmd} ${image}; " \ |
94b5f3ed FE |
159 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ |
160 | "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ | |
20f233bb | 161 | "bootz ${loadaddr} - ${fdt_addr}; " \ |
94b5f3ed FE |
162 | "else " \ |
163 | "if test ${boot_fdt} = try; then " \ | |
20f233bb | 164 | "bootz; " \ |
94b5f3ed FE |
165 | "else " \ |
166 | "echo ERROR: Cannot load the DT; " \ | |
167 | "exit; " \ | |
168 | "fi; " \ | |
169 | "fi; " \ | |
170 | "else " \ | |
20f233bb | 171 | "bootz; " \ |
94b5f3ed | 172 | "fi;\0" |
06982534 SG |
173 | |
174 | #define CONFIG_BOOTCOMMAND \ | |
66968110 | 175 | "mmc dev ${mmcdev}; if mmc rescan; then " \ |
06982534 SG |
176 | "if run loadbootscript; then " \ |
177 | "run bootscript; " \ | |
178 | "else " \ | |
20f233bb | 179 | "if run loadimage; then " \ |
06982534 SG |
180 | "run mmcboot; " \ |
181 | "else run netboot; " \ | |
182 | "fi; " \ | |
183 | "fi; " \ | |
184 | "else run netboot; fi" | |
c5fb70c9 SB |
185 | |
186 | #define CONFIG_ARP_TIMEOUT 200UL | |
187 | ||
188 | /* | |
189 | * Miscellaneous configurable options | |
190 | */ | |
191 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
c5fb70c9 SB |
192 | #define CONFIG_AUTO_COMPLETE |
193 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ | |
c5fb70c9 SB |
194 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ |
195 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
196 | ||
197 | #define CONFIG_SYS_MEMTEST_START 0x90000000 | |
0bd14dea | 198 | #define CONFIG_SYS_MEMTEST_END 0x90010000 |
c5fb70c9 SB |
199 | |
200 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
201 | ||
c5fb70c9 SB |
202 | #define CONFIG_CMDLINE_EDITING |
203 | ||
c5fb70c9 SB |
204 | /*----------------------------------------------------------------------- |
205 | * Physical Memory Map | |
206 | */ | |
207 | #define CONFIG_NR_DRAM_BANKS 1 | |
208 | #define PHYS_SDRAM_1 CSD0_BASE_ADDR | |
209 | #define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024) | |
210 | ||
1ab027cb SG |
211 | #define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1) |
212 | #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR) | |
213 | #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE) | |
214 | ||
877eb0f9 LHR |
215 | #define CONFIG_BOARD_EARLY_INIT_F |
216 | ||
1ab027cb SG |
217 | #define CONFIG_SYS_INIT_SP_OFFSET \ |
218 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
219 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
220 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
221 | ||
5e1fe88f SB |
222 | #define CONFIG_SYS_DDR_CLKSEL 0 |
223 | #define CONFIG_SYS_CLKTL_CBCDR 0x59E35100 | |
39e85761 | 224 | #define CONFIG_SYS_MAIN_PWR_ON |
5e1fe88f | 225 | |
c5fb70c9 SB |
226 | /*----------------------------------------------------------------------- |
227 | * FLASH and environment organization | |
228 | */ | |
229 | #define CONFIG_SYS_NO_FLASH | |
230 | ||
a676cca4 JL |
231 | #define CONFIG_ENV_OFFSET (6 * 64 * 1024) |
232 | #define CONFIG_ENV_SIZE (8 * 1024) | |
233 | #define CONFIG_ENV_IS_IN_MMC | |
234 | #define CONFIG_SYS_MMC_ENV_DEV 0 | |
c5fb70c9 SB |
235 | |
236 | #endif |