]>
Commit | Line | Data |
---|---|---|
47c3e074 FE |
1 | /* |
2 | * Copyright (C) 2011 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * Configuration settings for the MX53ARD Freescale board. | |
5 | * | |
3765b3e7 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
47c3e074 FE |
7 | */ |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
7c2eabab FE |
12 | #define CONFIG_MACH_TYPE MACH_TYPE_MX53_ARD |
13 | ||
47c3e074 FE |
14 | #include <asm/arch/imx-regs.h> |
15 | ||
16 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
47c3e074 FE |
17 | #define CONFIG_SETUP_MEMORY_TAGS |
18 | #define CONFIG_INITRD_TAG | |
fd622f23 | 19 | #define CONFIG_REVISION_TAG |
47c3e074 | 20 | |
18fb0e3c | 21 | #define CONFIG_SYS_FSL_CLK |
4677b1b6 | 22 | |
47c3e074 FE |
23 | /* Size of malloc() pool */ |
24 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024) | |
25 | ||
68fbc0e6 BT |
26 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
27 | #define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR_AXI | |
68fbc0e6 BT |
28 | #define CONFIG_MXC_NAND_REGS_BASE NFC_BASE_ADDR_AXI |
29 | #define CONFIG_MXC_NAND_IP_REGS_BASE NFC_BASE_ADDR | |
30 | #define CONFIG_SYS_NAND_LARGEPAGE | |
31 | #define CONFIG_MXC_NAND_HWECC | |
32 | #define CONFIG_SYS_NAND_USE_FLASH_BBT | |
68fbc0e6 | 33 | |
47c3e074 | 34 | #define CONFIG_MXC_UART |
40f6fffe | 35 | #define CONFIG_MXC_UART_BASE UART1_BASE |
47c3e074 FE |
36 | |
37 | /* I2C Configs */ | |
b089d039 | 38 | #define CONFIG_SYS_I2C |
39 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
40 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
41 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e | 42 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
47c3e074 FE |
43 | |
44 | /* MMC Configs */ | |
45 | #define CONFIG_FSL_ESDHC | |
46 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 | |
47 | #define CONFIG_SYS_FSL_ESDHC_NUM 2 | |
48 | ||
47c3e074 FE |
49 | /* Eth Configs */ |
50 | #define CONFIG_HAS_ETH1 | |
47c3e074 | 51 | #define CONFIG_MII |
47c3e074 | 52 | |
47c3e074 FE |
53 | /* allow to overwrite serial and ethaddr */ |
54 | #define CONFIG_ENV_OVERWRITE | |
55 | #define CONFIG_CONS_INDEX 1 | |
47c3e074 FE |
56 | |
57 | /* Command definition */ | |
47c3e074 | 58 | |
28b119e9 | 59 | #define CONFIG_ETHPRIME "smc911x" |
47c3e074 | 60 | |
547e31d2 | 61 | #define CONFIG_LOADADDR 0x72000000 /* loadaddr env var */ |
47c3e074 FE |
62 | |
63 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
64 | "script=boot.scr\0" \ | |
3c525ecf | 65 | "uimage=zImage\0" \ |
547e31d2 OS |
66 | "console=ttymxc0\0" \ |
67 | "fdt_high=0xffffffff\0" \ | |
68 | "initrd_high=0xffffffff\0" \ | |
69 | "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \ | |
3c525ecf | 70 | "fdt_addr=0x78000000\0" \ |
547e31d2 OS |
71 | "boot_fdt=try\0" \ |
72 | "ip_dyn=yes\0" \ | |
73 | "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \ | |
a3f170cd OS |
74 | "mmcpart=1\0" \ |
75 | "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \ | |
547e31d2 OS |
76 | "update_sd_firmware_filename=u-boot.imx\0" \ |
77 | "update_sd_firmware=" \ | |
78 | "if test ${ip_dyn} = yes; then " \ | |
79 | "setenv get_cmd dhcp; " \ | |
80 | "else " \ | |
81 | "setenv get_cmd tftp; " \ | |
82 | "fi; " \ | |
83 | "if mmc dev ${mmcdev}; then " \ | |
84 | "if ${get_cmd} ${update_sd_firmware_filename}; then " \ | |
85 | "setexpr fw_sz ${filesize} / 0x200; " \ | |
86 | "setexpr fw_sz ${fw_sz} + 1; " \ | |
87 | "mmc write ${loadaddr} 0x2 ${fw_sz}; " \ | |
88 | "fi; " \ | |
89 | "fi\0" \ | |
90 | "mmcargs=setenv bootargs console=${console},${baudrate} " \ | |
91 | "root=${mmcroot}\0" \ | |
47c3e074 FE |
92 | "loadbootscript=" \ |
93 | "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ | |
94 | "bootscript=echo Running bootscript from mmc ...; " \ | |
95 | "source\0" \ | |
96 | "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \ | |
547e31d2 | 97 | "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \ |
47c3e074 FE |
98 | "mmcboot=echo Booting from mmc ...; " \ |
99 | "run mmcargs; " \ | |
547e31d2 OS |
100 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ |
101 | "if run loadfdt; then " \ | |
3c525ecf | 102 | "bootz ${loadaddr} - ${fdt_addr}; " \ |
547e31d2 OS |
103 | "else " \ |
104 | "if test ${boot_fdt} = try; then " \ | |
3c525ecf | 105 | "bootz; " \ |
547e31d2 OS |
106 | "else " \ |
107 | "echo WARN: Cannot load the DT; " \ | |
108 | "fi; " \ | |
109 | "fi; " \ | |
110 | "else " \ | |
3c525ecf | 111 | "bootz; " \ |
547e31d2 OS |
112 | "fi;\0" \ |
113 | "netargs=setenv bootargs console=${console},${baudrate} " \ | |
47c3e074 | 114 | "root=/dev/nfs " \ |
547e31d2 OS |
115 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ |
116 | "netboot=echo Booting from net ...; " \ | |
47c3e074 | 117 | "run netargs; " \ |
547e31d2 OS |
118 | "if test ${ip_dyn} = yes; then " \ |
119 | "setenv get_cmd dhcp; " \ | |
47c3e074 | 120 | "else " \ |
547e31d2 | 121 | "setenv get_cmd tftp; " \ |
47c3e074 | 122 | "fi; " \ |
547e31d2 OS |
123 | "${get_cmd} ${uimage}; " \ |
124 | "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \ | |
125 | "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \ | |
3c525ecf | 126 | "bootz ${loadaddr} - ${fdt_addr}; " \ |
547e31d2 OS |
127 | "else " \ |
128 | "if test ${boot_fdt} = try; then " \ | |
3c525ecf | 129 | "bootz; " \ |
547e31d2 OS |
130 | "else " \ |
131 | "echo WARN: Cannot load the DT; " \ | |
132 | "fi; " \ | |
133 | "fi; " \ | |
134 | "else " \ | |
3c525ecf | 135 | "bootz; " \ |
547e31d2 OS |
136 | "fi;\0" |
137 | ||
138 | #define CONFIG_BOOTCOMMAND \ | |
139 | "mmc dev ${mmcdev}; if mmc rescan; then " \ | |
140 | "if run loadbootscript; then " \ | |
141 | "run bootscript; " \ | |
142 | "else " \ | |
143 | "if run loaduimage; then " \ | |
144 | "run mmcboot; " \ | |
145 | "else run netboot; " \ | |
146 | "fi; " \ | |
147 | "fi; " \ | |
148 | "else run netboot; fi" | |
149 | ||
47c3e074 FE |
150 | #define CONFIG_ARP_TIMEOUT 200UL |
151 | ||
152 | /* Miscellaneous configurable options */ | |
47c3e074 | 153 | |
47c3e074 FE |
154 | #define CONFIG_SYS_MEMTEST_START 0x70000000 |
155 | #define CONFIG_SYS_MEMTEST_END 0x70010000 | |
156 | ||
157 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
158 | ||
47c3e074 FE |
159 | /* Physical Memory Map */ |
160 | #define CONFIG_NR_DRAM_BANKS 2 | |
161 | #define PHYS_SDRAM_1 CSD0_BASE_ADDR | |
162 | #define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024) | |
163 | #define PHYS_SDRAM_2 CSD1_BASE_ADDR | |
164 | #define PHYS_SDRAM_2_SIZE (512 * 1024 * 1024) | |
165 | #define PHYS_SDRAM_SIZE (PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE) | |
166 | ||
167 | #define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1) | |
168 | #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR) | |
169 | #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE) | |
170 | ||
171 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
172 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
173 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
174 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
175 | ||
e856bdcf | 176 | /* environment organization */ |
47c3e074 FE |
177 | #define CONFIG_ENV_OFFSET (6 * 64 * 1024) |
178 | #define CONFIG_ENV_SIZE (8 * 1024) | |
47c3e074 FE |
179 | #define CONFIG_SYS_MMC_ENV_DEV 0 |
180 | ||
47c3e074 FE |
181 | #define MX53ARD_CS1GCR1 (CSEN | DSZ(2)) |
182 | #define MX53ARD_CS1RCR1 (RCSN(2) | OEN (1) | RWSC(22)) | |
183 | #define MX53ARD_CS1RCR2 RBEN(2) | |
184 | #define MX53ARD_CS1WCR1 (WCSN(2) | WEN(2) | WBEN(2) | WWSC(22)) | |
185 | ||
186 | #endif /* __CONFIG_H */ |