]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/mx53loco.h
am33xx: Enable DDR3 for DDR3 version of beaglebone
[people/ms/u-boot.git] / include / configs / mx53loco.h
CommitLineData
938080dc
JL
1/*
2 * Copyright (C) 2011 Freescale Semiconductor, Inc.
3 * Jason Liu <r64343@freescale.com>
4 *
5 * Configuration settings for Freescale MX53 low cost board.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23#ifndef __CONFIG_H
24#define __CONFIG_H
25
26#define CONFIG_MX53
27
938080dc
JL
28#define CONFIG_DISPLAY_BOARDINFO
29
9df82896
FE
30#define CONFIG_MACH_TYPE MACH_TYPE_MX53_LOCO
31
938080dc
JL
32#include <asm/arch/imx-regs.h>
33
34#define CONFIG_CMDLINE_TAG
938080dc
JL
35#define CONFIG_SETUP_MEMORY_TAGS
36#define CONFIG_INITRD_TAG
37
38/* Size of malloc() pool */
f714b0a9 39#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
938080dc
JL
40
41#define CONFIG_BOARD_EARLY_INIT_F
42#define CONFIG_MXC_GPIO
54cd1dee 43#define CONFIG_REVISION_TAG
938080dc
JL
44
45#define CONFIG_MXC_UART
40f6fffe 46#define CONFIG_MXC_UART_BASE UART1_BASE
938080dc
JL
47
48/* MMC Configs */
49#define CONFIG_FSL_ESDHC
50#define CONFIG_SYS_FSL_ESDHC_ADDR 0
51#define CONFIG_SYS_FSL_ESDHC_NUM 2
52
53#define CONFIG_MMC
54#define CONFIG_CMD_MMC
55#define CONFIG_GENERIC_MMC
56#define CONFIG_CMD_FAT
f92e4e6c 57#define CONFIG_CMD_EXT2
938080dc
JL
58#define CONFIG_DOS_PARTITION
59
60/* Eth Configs */
61#define CONFIG_HAS_ETH1
938080dc 62#define CONFIG_MII
938080dc
JL
63
64#define CONFIG_FEC_MXC
65#define IMX_FEC_BASE FEC_BASE_ADDR
66#define CONFIG_FEC_MXC_PHYADDR 0x1F
67
68#define CONFIG_CMD_PING
69#define CONFIG_CMD_DHCP
70#define CONFIG_CMD_MII
71#define CONFIG_CMD_NET
72
45cf6ada
WG
73/* USB Configs */
74#define CONFIG_CMD_USB
75#define CONFIG_CMD_FAT
76#define CONFIG_USB_EHCI
77#define CONFIG_USB_EHCI_MX5
78#define CONFIG_USB_STORAGE
79#define CONFIG_USB_HOST_ETHER
80#define CONFIG_USB_ETHER_ASIX
81#define CONFIG_USB_ETHER_SMSC95XX
82#define CONFIG_MXC_USB_PORT 1
83#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
84#define CONFIG_MXC_USB_FLAGS 0
85
e7e33722
FE
86/* I2C Configs */
87#define CONFIG_HARD_I2C
88#define CONFIG_I2C_MXC
de6f604d 89#define CONFIG_SYS_I2C_BASE I2C1_BASE_ADDR
e7e33722 90#define CONFIG_SYS_I2C_SPEED 100000
e7e33722
FE
91
92/* PMIC Controller */
93#define CONFIG_PMIC
94#define CONFIG_PMIC_I2C
95#define CONFIG_DIALOG_PMIC
5b547f3c 96#define CONFIG_PMIC_FSL
e7e33722 97#define CONFIG_SYS_DIALOG_PMIC_I2C_ADDR 0x48
5b547f3c 98#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x8
e7e33722 99
938080dc
JL
100/* allow to overwrite serial and ethaddr */
101#define CONFIG_ENV_OVERWRITE
102#define CONFIG_CONS_INDEX 1
103#define CONFIG_BAUDRATE 115200
938080dc
JL
104
105/* Command definition */
106#include <config_cmd_default.h>
107
108#undef CONFIG_CMD_IMLS
109
110#define CONFIG_BOOTDELAY 3
111
28b119e9 112#define CONFIG_ETHPRIME "FEC0"
938080dc
JL
113
114#define CONFIG_LOADADDR 0x70800000 /* loadaddr env var */
115#define CONFIG_SYS_TEXT_BASE 0x77800000
116
117#define CONFIG_EXTRA_ENV_SETTINGS \
118 "script=boot.scr\0" \
119 "uimage=uImage\0" \
120 "mmcdev=0\0" \
121 "mmcpart=2\0" \
122 "mmcroot=/dev/mmcblk0p3 rw\0" \
123 "mmcrootfstype=ext3 rootwait\0" \
124 "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \
125 "root=${mmcroot} " \
126 "rootfstype=${mmcrootfstype}\0" \
127 "loadbootscript=" \
128 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
129 "bootscript=echo Running bootscript from mmc ...; " \
130 "source\0" \
131 "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
132 "mmcboot=echo Booting from mmc ...; " \
133 "run mmcargs; " \
134 "bootm\0" \
135 "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
136 "root=/dev/nfs " \
137 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
138 "netboot=echo Booting from net ...; " \
139 "run netargs; " \
140 "dhcp ${uimage}; bootm\0" \
141
142#define CONFIG_BOOTCOMMAND \
143 "if mmc rescan ${mmcdev}; then " \
144 "if run loadbootscript; then " \
145 "run bootscript; " \
146 "else " \
147 "if run loaduimage; then " \
148 "run mmcboot; " \
149 "else run netboot; " \
150 "fi; " \
151 "fi; " \
152 "else run netboot; fi"
153
154#define CONFIG_ARP_TIMEOUT 200UL
155
156/* Miscellaneous configurable options */
157#define CONFIG_SYS_LONGHELP /* undef to save memory */
158#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
938080dc
JL
159#define CONFIG_SYS_PROMPT "MX53LOCO U-Boot > "
160#define CONFIG_AUTO_COMPLETE
161#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
162
163/* Print Buffer Size */
164#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
165#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
166#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
167
168#define CONFIG_SYS_MEMTEST_START 0x70000000
169#define CONFIG_SYS_MEMTEST_END 0x70010000
170
171#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
172
173#define CONFIG_SYS_HZ 1000
174#define CONFIG_CMDLINE_EDITING
175
938080dc
JL
176/* Physical Memory Map */
177#define CONFIG_NR_DRAM_BANKS 2
178#define PHYS_SDRAM_1 CSD0_BASE_ADDR
179#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
180#define PHYS_SDRAM_2 CSD1_BASE_ADDR
181#define PHYS_SDRAM_2_SIZE (512 * 1024 * 1024)
182#define PHYS_SDRAM_SIZE (PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE)
183
184#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
185#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
186#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
187
188#define CONFIG_SYS_INIT_SP_OFFSET \
189 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
190#define CONFIG_SYS_INIT_SP_ADDR \
191 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
192
193/* FLASH and environment organization */
194#define CONFIG_SYS_NO_FLASH
195
196#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
197#define CONFIG_ENV_SIZE (8 * 1024)
198#define CONFIG_ENV_IS_IN_MMC
199#define CONFIG_SYS_MMC_ENV_DEV 0
200
201#define CONFIG_OF_LIBFDT
938080dc 202
f92e4e6c
SB
203#define CONFIG_CMD_SATA
204#ifdef CONFIG_CMD_SATA
205 #define CONFIG_DWC_AHSATA
206 #define CONFIG_SYS_SATA_MAX_DEVICE 1
207 #define CONFIG_DWC_AHSATA_PORT_ID 0
208 #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_BASE_ADDR
209 #define CONFIG_LBA48
210 #define CONFIG_LIBATA
211#endif
212
f714b0a9
FE
213/* Framebuffer and LCD */
214#define CONFIG_PREBOOT
215#define CONFIG_VIDEO
695af9ab 216#define CONFIG_VIDEO_IPUV3
f714b0a9
FE
217#define CONFIG_CFB_CONSOLE
218#define CONFIG_VGA_AS_SINGLE_DEVICE
3e077370
SB
219#define CONFIG_SYS_CONSOLE_IS_IN_ENV
220#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
f714b0a9
FE
221#define CONFIG_VIDEO_BMP_RLE8
222#define CONFIG_SPLASH_SCREEN
223#define CONFIG_BMP_16BPP
224#define CONFIG_VIDEO_LOGO
9fbdb1aa 225#define CONFIG_IPUV3_CLK 133000000
f714b0a9 226
938080dc 227#endif /* __CONFIG_H */