]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/mx53smd.h
flash: complete CONFIG_SYS_NO_FLASH move with renaming
[people/ms/u-boot.git] / include / configs / mx53smd.h
CommitLineData
860b32ee
FE
1/*
2 * Copyright (C) 2011 Freescale Semiconductor, Inc.
3 *
c4c596fb 4 * Configuration settings for the MX53SMD Freescale board.
860b32ee 5 *
3765b3e7 6 * SPDX-License-Identifier: GPL-2.0+
860b32ee
FE
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
12#define CONFIG_MX53
13
c4c596fb
FE
14#define CONFIG_MACH_TYPE MACH_TYPE_MX53_SMD
15
860b32ee
FE
16#include <asm/arch/imx-regs.h>
17
18#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
860b32ee
FE
19#define CONFIG_SETUP_MEMORY_TAGS
20#define CONFIG_INITRD_TAG
fd622f23 21#define CONFIG_REVISION_TAG
860b32ee 22
18fb0e3c 23#define CONFIG_SYS_FSL_CLK
5a416df0 24
860b32ee
FE
25/* Size of malloc() pool */
26#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
27
860b32ee
FE
28#define CONFIG_MXC_GPIO
29
30#define CONFIG_MXC_UART
40f6fffe 31#define CONFIG_MXC_UART_BASE UART1_BASE
860b32ee
FE
32
33/* I2C Configs */
b089d039 34#define CONFIG_SYS_I2C
35#define CONFIG_SYS_I2C_MXC
03544c66
AA
36#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
37#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
f8cb101e 38#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
860b32ee
FE
39
40/* MMC Configs */
41#define CONFIG_FSL_ESDHC
42#define CONFIG_SYS_FSL_ESDHC_ADDR 0
43#define CONFIG_SYS_FSL_ESDHC_NUM 1
44
860b32ee
FE
45/* Eth Configs */
46#define CONFIG_HAS_ETH1
860b32ee 47#define CONFIG_MII
860b32ee
FE
48
49#define CONFIG_FEC_MXC
50#define IMX_FEC_BASE FEC_BASE_ADDR
51#define CONFIG_FEC_MXC_PHYADDR 0x1F
52
860b32ee
FE
53/* allow to overwrite serial and ethaddr */
54#define CONFIG_ENV_OVERWRITE
55#define CONFIG_CONS_INDEX 1
56#define CONFIG_BAUDRATE 115200
860b32ee
FE
57
58/* Command definition */
860b32ee 59
28b119e9 60#define CONFIG_ETHPRIME "FEC0"
860b32ee
FE
61
62#define CONFIG_LOADADDR 0x70800000 /* loadaddr env var */
63#define CONFIG_SYS_TEXT_BASE 0x77800000
64
65#define CONFIG_EXTRA_ENV_SETTINGS \
66 "script=boot.scr\0" \
67 "uimage=uImage\0" \
68 "mmcdev=0\0" \
69 "mmcpart=2\0" \
70 "mmcroot=/dev/mmcblk0p3 rw\0" \
71 "mmcrootfstype=ext3 rootwait\0" \
72 "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \
73 "root=${mmcroot} " \
74 "rootfstype=${mmcrootfstype}\0" \
75 "loadbootscript=" \
76 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
77 "bootscript=echo Running bootscript from mmc ...; " \
78 "source\0" \
79 "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \
80 "mmcboot=echo Booting from mmc ...; " \
81 "run mmcargs; " \
82 "bootm\0" \
83 "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
84 "root=/dev/nfs " \
85 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
86 "netboot=echo Booting from net ...; " \
87 "run netargs; " \
88 "dhcp ${uimage}; bootm\0" \
89
90#define CONFIG_BOOTCOMMAND \
66968110 91 "mmc dev ${mmcdev}; if mmc rescan; then " \
860b32ee
FE
92 "if run loadbootscript; then " \
93 "run bootscript; " \
94 "else " \
95 "if run loaduimage; then " \
96 "run mmcboot; " \
97 "else run netboot; " \
98 "fi; " \
99 "fi; " \
100 "else run netboot; fi"
101#define CONFIG_ARP_TIMEOUT 200UL
102
103/* Miscellaneous configurable options */
104#define CONFIG_SYS_LONGHELP /* undef to save memory */
860b32ee
FE
105#define CONFIG_AUTO_COMPLETE
106#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
107
108/* Print Buffer Size */
109#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
110#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
111#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
112
113#define CONFIG_SYS_MEMTEST_START 0x70000000
869aed7b 114#define CONFIG_SYS_MEMTEST_END 0x70010000
860b32ee
FE
115
116#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
117
860b32ee
FE
118#define CONFIG_CMDLINE_EDITING
119
860b32ee
FE
120/* Physical Memory Map */
121#define CONFIG_NR_DRAM_BANKS 2
122#define PHYS_SDRAM_1 CSD0_BASE_ADDR
123#define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
124#define PHYS_SDRAM_2 CSD1_BASE_ADDR
125#define PHYS_SDRAM_2_SIZE (512 * 1024 * 1024)
126#define PHYS_SDRAM_SIZE (PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE)
127
128#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
129#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
130#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
131
132#define CONFIG_SYS_INIT_SP_OFFSET \
133 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
134#define CONFIG_SYS_INIT_SP_ADDR \
135 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
136
e856bdcf 137/* environment organization */
860b32ee
FE
138#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
139#define CONFIG_ENV_SIZE (8 * 1024)
140#define CONFIG_ENV_IS_IN_MMC
141#define CONFIG_SYS_MMC_ENV_DEV 0
142
860b32ee 143#endif /* __CONFIG_H */