]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/mx7dsabresd.h
imx: mx7dsabresd: enable more DM drivers
[people/ms/u-boot.git] / include / configs / mx7dsabresd.h
CommitLineData
1a8150d4
AA
1/*
2 * Copyright (C) 2015 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX7D SABRESD board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __MX7D_SABRESD_CONFIG_H
10#define __MX7D_SABRESD_CONFIG_H
11
12#include "mx7_common.h"
13
14#define CONFIG_DBG_MONITOR
15#define PHYS_SDRAM_SIZE SZ_1G
16
5d69269d
FE
17#define CONFIG_MXC_UART_BASE UART1_IPS_BASE_ADDR
18
6baa2616
FE
19/* Size of malloc() pool */
20#define CONFIG_SYS_MALLOC_LEN (32 * SZ_1M)
21
1a8150d4 22/* Network */
1a8150d4
AA
23#define CONFIG_FEC_MXC
24#define CONFIG_MII
25#define CONFIG_FEC_XCV_TYPE RGMII
26#define CONFIG_ETHPRIME "FEC"
27#define CONFIG_FEC_MXC_PHYADDR 0
28
29#define CONFIG_PHYLIB
30#define CONFIG_PHY_BROADCOM
1a8150d4
AA
31/* ENET1 */
32#define IMX_FEC_BASE ENET_IPS_BASE_ADDR
33
34/* MMC Config*/
35#define CONFIG_SYS_FSL_ESDHC_ADDR 0
36
1a8150d4
AA
37#undef CONFIG_BOOTM_NETBSD
38#undef CONFIG_BOOTM_PLAN9
39#undef CONFIG_BOOTM_RTEMS
40
1a8150d4 41/* I2C configs */
1a8150d4 42#define CONFIG_SYS_I2C_MXC
1a8150d4
AA
43#define CONFIG_SYS_I2C_SPEED 100000
44
45#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
46#define CONFIG_SYS_MMC_IMG_LOAD_PART 1
47
79e355fb
PF
48#ifdef CONFIG_IMX_BOOTAUX
49/* Set to QSPI1 A flash at default */
50#define CONFIG_SYS_AUXCORE_BOOTDATA 0x60000000
79e355fb
PF
51
52#define UPDATE_M4_ENV \
53 "m4image=m4_qspi.bin\0" \
54 "loadm4image=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${m4image}\0" \
55 "update_m4_from_sd=" \
56 "if sf probe 0:0; then " \
57 "if run loadm4image; then " \
58 "setexpr fw_sz ${filesize} + 0xffff; " \
59 "setexpr fw_sz ${fw_sz} / 0x10000; " \
60 "setexpr fw_sz ${fw_sz} * 0x10000; " \
61 "sf erase 0x0 ${fw_sz}; " \
62 "sf write ${loadaddr} 0x0 ${filesize}; " \
63 "fi; " \
64 "fi\0" \
65 "m4boot=sf probe 0:0; bootaux "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)"\0"
66#else
67#define UPDATE_M4_ENV ""
68#endif
69
1a8150d4
AA
70#define CONFIG_MFG_ENV_SETTINGS \
71 "mfgtool_args=setenv bootargs console=${console},${baudrate} " \
72 "rdinit=/linuxrc " \
73 "g_mass_storage.stall=0 g_mass_storage.removable=1 " \
74 "g_mass_storage.idVendor=0x066F g_mass_storage.idProduct=0x37FF "\
75 "g_mass_storage.iSerialNumber=\"\" "\
76 "clk_ignore_unused "\
77 "\0" \
78 "initrd_addr=0x83800000\0" \
79 "initrd_high=0xffffffff\0" \
80 "bootcmd_mfg=run mfgtool_args;bootz ${loadaddr} ${initrd_addr} ${fdt_addr};\0" \
81
73f1b80c
TJL
82#define CONFIG_DFU_ENV_SETTINGS \
83 "dfu_alt_info=image raw 0 0x800000;"\
84 "u-boot raw 0 0x4000;"\
85 "bootimg part 0 1;"\
86 "rootfs part 0 2\0" \
87
1a8150d4 88#define CONFIG_EXTRA_ENV_SETTINGS \
79e355fb 89 UPDATE_M4_ENV \
1a8150d4 90 CONFIG_MFG_ENV_SETTINGS \
73f1b80c 91 CONFIG_DFU_ENV_SETTINGS \
1a8150d4
AA
92 "script=boot.scr\0" \
93 "image=zImage\0" \
94 "console=ttymxc0\0" \
95 "fdt_high=0xffffffff\0" \
96 "initrd_high=0xffffffff\0" \
97 "fdt_file=imx7d-sdb.dtb\0" \
98 "fdt_addr=0x83000000\0" \
99 "boot_fdt=try\0" \
100 "ip_dyn=yes\0" \
ebe517b6 101 "videomode=video=ctfb:x:480,y:272,depth:24,pclk:108695,le:8,ri:4,up:2,lo:4,hs:41,vs:10,sync:0,vmode:0\0" \
1a8150d4
AA
102 "mmcdev="__stringify(CONFIG_SYS_MMC_ENV_DEV)"\0" \
103 "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
104 "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
105 "mmcautodetect=yes\0" \
106 "mmcargs=setenv bootargs console=${console},${baudrate} " \
107 "root=${mmcroot}\0" \
108 "loadbootscript=" \
109 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
110 "bootscript=echo Running bootscript from mmc ...; " \
111 "source\0" \
112 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
113 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
114 "mmcboot=echo Booting from mmc ...; " \
115 "run mmcargs; " \
116 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
117 "if run loadfdt; then " \
118 "bootz ${loadaddr} - ${fdt_addr}; " \
119 "else " \
120 "if test ${boot_fdt} = try; then " \
121 "bootz; " \
122 "else " \
123 "echo WARN: Cannot load the DT; " \
124 "fi; " \
125 "fi; " \
126 "else " \
127 "bootz; " \
128 "fi;\0" \
129 "netargs=setenv bootargs console=${console},${baudrate} " \
130 "root=/dev/nfs " \
131 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
132 "netboot=echo Booting from net ...; " \
133 "run netargs; " \
134 "if test ${ip_dyn} = yes; then " \
135 "setenv get_cmd dhcp; " \
136 "else " \
137 "setenv get_cmd tftp; " \
138 "fi; " \
139 "${get_cmd} ${image}; " \
140 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
141 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
142 "bootz ${loadaddr} - ${fdt_addr}; " \
143 "else " \
144 "if test ${boot_fdt} = try; then " \
145 "bootz; " \
146 "else " \
147 "echo WARN: Cannot load the DT; " \
148 "fi; " \
149 "fi; " \
150 "else " \
151 "bootz; " \
152 "fi;\0"
153
154#define CONFIG_BOOTCOMMAND \
155 "mmc dev ${mmcdev};" \
156 "mmc dev ${mmcdev}; if mmc rescan; then " \
157 "if run loadbootscript; then " \
158 "run bootscript; " \
159 "else " \
160 "if run loadimage; then " \
161 "run mmcboot; " \
162 "else run netboot; " \
163 "fi; " \
164 "fi; " \
165 "else run netboot; fi"
166
1a8150d4
AA
167#define CONFIG_SYS_MEMTEST_START 0x80000000
168#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x20000000)
169
170#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
171#define CONFIG_SYS_HZ 1000
172
1a8150d4
AA
173/* Physical Memory Map */
174#define CONFIG_NR_DRAM_BANKS 1
175#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
176
177#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
178#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
179#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
180
181#define CONFIG_SYS_INIT_SP_OFFSET \
182 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
183#define CONFIG_SYS_INIT_SP_ADDR \
184 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
185
e856bdcf 186/* environment organization */
1a8150d4
AA
187#define CONFIG_ENV_SIZE SZ_8K
188#define CONFIG_ENV_IS_IN_MMC
6e1a41cd
PF
189
190/*
191 * If want to use nand, define CONFIG_NAND_MXS and rework board
192 * to support nand, since emmc has pin conflicts with nand
193 */
194#ifdef CONFIG_NAND_MXS
195#define CONFIG_CMD_NAND
196#define CONFIG_CMD_NAND_TRIMFFS
197
198/* NAND stuff */
199#define CONFIG_SYS_MAX_NAND_DEVICE 1
200#define CONFIG_SYS_NAND_BASE 0x40000000
201#define CONFIG_SYS_NAND_5_ADDR_CYCLE
202#define CONFIG_SYS_NAND_ONFI_DETECTION
203
204/* DMA stuff, needed for GPMI/MXS NAND support */
205#define CONFIG_APBH_DMA
206#define CONFIG_APBH_DMA_BURST
207#define CONFIG_APBH_DMA_BURST8
208#endif
209
1a8150d4 210#define CONFIG_ENV_OFFSET (8 * SZ_64K)
6e1a41cd
PF
211#ifdef CONFIG_NAND_MXS
212#define CONFIG_SYS_FSL_USDHC_NUM 1
213#else
1a8150d4 214#define CONFIG_SYS_FSL_USDHC_NUM 2
6e1a41cd 215#endif
1a8150d4
AA
216
217#define CONFIG_SYS_MMC_ENV_DEV 0 /* USDHC1 */
218#define CONFIG_SYS_MMC_ENV_PART 0 /* user area */
219#define CONFIG_MMCROOT "/dev/mmcblk0p2" /* USDHC1 */
220
1a8150d4 221/* USB Configs */
1a8150d4
AA
222#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
223#define CONFIG_USB_HOST_ETHER
224#define CONFIG_USB_ETHER_ASIX
225#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
226#define CONFIG_MXC_USB_FLAGS 0
227#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
228
229#define CONFIG_IMX_THERMAL
230
73f1b80c 231#define CONFIG_USBD_HS
73f1b80c 232
73f1b80c 233#define CONFIG_USB_FUNCTION_MASS_STORAGE
73f1b80c 234
ebe517b6 235#ifdef CONFIG_VIDEO
ebe517b6
PF
236#define CONFIG_VIDEO_MXS
237#define CONFIG_VIDEO_LOGO
ebe517b6
PF
238#define CONFIG_SPLASH_SCREEN
239#define CONFIG_SPLASH_SCREEN_ALIGN
ebe517b6
PF
240#define CONFIG_BMP_16BPP
241#define CONFIG_VIDEO_BMP_RLE8
242#define CONFIG_VIDEO_BMP_LOGO
243#endif
244
53cc647d 245#ifdef CONFIG_FSL_QSPI
53cc647d
PF
246#define CONFIG_SPI_FLASH
247#define CONFIG_SPI_FLASH_MACRONIX
248#define CONFIG_SPI_FLASH_BAR
249#define CONFIG_SF_DEFAULT_BUS 0
250#define CONFIG_SF_DEFAULT_CS 0
251#define CONFIG_SF_DEFAULT_SPEED 40000000
252#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
253#define FSL_QSPI_FLASH_NUM 1
254#define FSL_QSPI_FLASH_SIZE SZ_64M
255#define QSPI0_BASE_ADDR QSPI1_IPS_BASE_ADDR
256#define QSPI0_AMBA_BASE QSPI0_ARB_BASE_ADDR
257#endif
258
1a8150d4 259#endif /* __CONFIG_H */