]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/nokia_rx51.h
flash: complete CONFIG_SYS_NO_FLASH move with renaming
[people/ms/u-boot.git] / include / configs / nokia_rx51.h
CommitLineData
ed407be5
PR
1/*
2 * (C) Copyright 2011-2012
3 * Pali Rohár <pali.rohar@gmail.com>
4 *
5 * (C) Copyright 2010
6 * Alistair Buxton <a.j.buxton@gmail.com>
7 *
8 * Derived from Beagle Board code:
9 * (C) Copyright 2006-2008
10 * Texas Instruments.
11 * Richard Woodruff <r-woodruff2@ti.com>
12 * Syed Mohammed Khasim <x0khasim@ti.com>
13 *
14 * Configuration settings for the Nokia RX-51 aka N900.
15 *
3765b3e7 16 * SPDX-License-Identifier: GPL-2.0+
ed407be5
PR
17 */
18
19#ifndef __CONFIG_H
20#define __CONFIG_H
21
22/*
23 * High Level Configuration Options
24 */
25
26#define CONFIG_OMAP /* in a TI OMAP core */
ed407be5
PR
27#define CONFIG_OMAP3430 /* which is in a 3430 */
28#define CONFIG_OMAP3_RX51 /* working with RX51 */
29#define CONFIG_SYS_L2CACHE_OFF /* pretend there is no L2 CACHE */
cdef0b3f
NM
30/* Common ARM Erratas */
31#define CONFIG_ARM_ERRATA_454179
32#define CONFIG_ARM_ERRATA_430973
33#define CONFIG_ARM_ERRATA_621766
ed407be5
PR
34
35#define CONFIG_MACH_TYPE MACH_TYPE_NOKIA_RX51
36
37/*
38 * Nokia X-Loader loading secondary image to address 0x80400000
39 * NOLO loading boot image to random place, so it doesn't really
40 * matter what we set this to. We have to copy u-boot to this address
41 */
42#define CONFIG_SYS_TEXT_BASE 0x80008000
43
44#define CONFIG_SDRC /* The chip has SDRC controller */
45
46#include <asm/arch/cpu.h> /* get chip and board defs */
987ec585 47#include <asm/arch/omap.h>
ed407be5
PR
48#include <asm/arch/mem.h>
49#include <linux/stringify.h>
50
ed407be5
PR
51/* Clock Defines */
52#define V_OSCK 26000000 /* Clock output from T2 */
53#define V_SCLK (V_OSCK >> 1)
54
55#undef CONFIG_USE_IRQ /* no support for IRQs */
56#define CONFIG_MISC_INIT_R
57#define CONFIG_SKIP_LOWLEVEL_INIT /* X-Loader set everything up */
58
59#define CONFIG_CMDLINE_TAG /* enable passing kernel command line string */
60#define CONFIG_INITRD_TAG /* enable passing initrd */
61#define CONFIG_REVISION_TAG /* enable passing revision tag*/
62#define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */
63
64/*
65 * Size of malloc() pool
66 */
67#define CONFIG_ENV_SIZE (128 << 10)
68#define CONFIG_UBI_SIZE (512 << 10)
69#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + CONFIG_UBI_SIZE + \
70 (128 << 10))
71
72/*
73 * Hardware drivers
74 */
75
76/*
77 * NS16550 Configuration
78 */
79#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
80
ed407be5
PR
81#define CONFIG_SYS_NS16550_SERIAL
82#define CONFIG_SYS_NS16550_REG_SIZE (-4)
83#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
84
85/*
86 * select serial console configuration
87 */
88#define CONFIG_CONS_INDEX 3
89#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
90#define CONFIG_SERIAL3 3 /* UART3 on RX-51 */
91
92/* allow to overwrite serial and ethaddr */
93#define CONFIG_ENV_OVERWRITE
94#define CONFIG_BAUDRATE 115200
95#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, 115200 }
ed407be5
PR
96
97/* USB */
95de1e2f
PK
98#define CONFIG_USB_MUSB_UDC
99#define CONFIG_USB_MUSB_HCD
ed407be5
PR
100#define CONFIG_USB_OMAP3
101#define CONFIG_TWL4030_USB
102
103/* USB device configuration */
104#define CONFIG_USB_DEVICE
105#define CONFIG_USBD_VENDORID 0x0421
106#define CONFIG_USBD_PRODUCTID 0x01c8
107#define CONFIG_USBD_MANUFACTURER "Nokia"
108#define CONFIG_USBD_PRODUCT_NAME "N900"
109
ed407be5 110/* commands to include */
ed407be5
PR
111
112#define CONFIG_CMDLINE_EDITING /* add command line history */
113#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
114
115#define CONFIG_CMD_CLEAR /* ANSI terminal clear screen command */
116
117#ifdef ONENAND_SUPPORT
118
119#define CONFIG_CMD_ONENAND /* ONENAND support */
120#define CONFIG_CMD_MTDPARTS /* mtd parts support */
121
122#ifdef UBIFS_SUPPORT
ed407be5
PR
123#define CONFIG_CMD_UBIFS /* UBIFS Support */
124#endif
125
126#endif
127
ed407be5 128#define CONFIG_OMAP3_SPI
6789e84e
HS
129#define CONFIG_SYS_I2C
130#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
131#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
132#define CONFIG_SYS_I2C_OMAP34XX
ed407be5
PR
133
134/*
135 * TWL4030
136 */
137#define CONFIG_TWL4030_POWER
138#define CONFIG_TWL4030_LED
139#define CONFIG_TWL4030_KEYPAD
140
141#define CONFIG_OMAP_GPIO
142#define GPIO_SLIDE 71
143
144/*
145 * Board ONENAND Info.
146 */
147
148#define PART1_NAME "bootloader"
149#define PART1_SIZE 128
150#define PART1_MULL 1024
151#define PART1_SUFF "k"
152#define PART1_OFFS 0x00000000
153#define PART1_MASK 0x00000003
154
155#define PART2_NAME "config"
156#define PART2_SIZE 384
157#define PART2_MULL 1024
158#define PART2_SUFF "k"
159#define PART2_OFFS 0x00020000
160#define PART2_MASK 0x00000000
161
162#define PART3_NAME "log"
163#define PART3_SIZE 256
164#define PART3_MULL 1024
165#define PART3_SUFF "k"
166#define PART3_OFFS 0x00080000
167#define PART3_MASK 0x00000000
168
169#define PART4_NAME "kernel"
170#define PART4_SIZE 2
171#define PART4_MULL 1024*1024
172#define PART4_SUFF "m"
173#define PART4_OFFS 0x000c0000
174#define PART4_MASK 0x00000000
175
176#define PART5_NAME "initfs"
177#define PART5_SIZE 2
178#define PART5_MULL 1024*1024
179#define PART5_SUFF "m"
180#define PART5_OFFS 0x002c0000
181#define PART5_MASK 0x00000000
182
183#define PART6_NAME "rootfs"
184#define PART6_SIZE 257280
185#define PART6_MULL 1024
186#define PART6_SUFF "k"
187#define PART6_OFFS 0x004c0000
188#define PART6_MASK 0x00000000
189
190#ifdef ONENAND_SUPPORT
191
ed407be5
PR
192#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
193#define CONFIG_MTD_DEVICE
194#define CONFIG_MTD_PARTITIONS
195
196#ifdef UBIFS_SUPPORT
197#define CONFIG_RBTREE
198#define CONFIG_LZO
199#endif
200
201#define MTDIDS_DEFAULT "onenand0=onenand"
202#define MTDPARTS_DEFAULT "mtdparts=onenand:" \
203 __stringify(PART1_SIZE) PART1_SUFF "(" PART1_NAME ")ro," \
204 __stringify(PART2_SIZE) PART2_SUFF "(" PART2_NAME ")," \
205 __stringify(PART3_SIZE) PART3_SUFF "(" PART3_NAME ")," \
206 __stringify(PART4_SIZE) PART4_SUFF "(" PART4_NAME ")," \
207 __stringify(PART5_SIZE) PART5_SUFF "(" PART5_NAME ")," \
208 "-(" PART6_NAME ")"
209
210#endif
211
212/* Watchdog support */
213#define CONFIG_HW_WATCHDOG
214
215/*
216 * Framebuffer
217 */
218/* Video console */
ed407be5
PR
219#define CONFIG_VIDEO_LOGO
220#define VIDEO_FB_16BPP_PIXEL_SWAP
221#define VIDEO_FB_16BPP_WORD_SWAP
ed407be5
PR
222#define CONFIG_SPLASH_SCREEN
223
224/* functions for cfb_console */
225#define VIDEO_KBD_INIT_FCT rx51_kp_init()
226#define VIDEO_TSTC_FCT rx51_kp_tstc
227#define VIDEO_GETC_FCT rx51_kp_getc
228#ifndef __ASSEMBLY__
709ea543 229struct stdio_dev;
ed407be5 230int rx51_kp_init(void);
709ea543
SG
231int rx51_kp_tstc(struct stdio_dev *sdev);
232int rx51_kp_getc(struct stdio_dev *sdev);
ed407be5
PR
233#endif
234
235#ifndef MTDPARTS_DEFAULT
236#define MTDPARTS_DEFAULT
237#endif
238
239/* Environment information */
ed407be5
PR
240#define CONFIG_EXTRA_ENV_SETTINGS \
241 "mtdparts=" MTDPARTS_DEFAULT "\0" \
242 "usbtty=cdc_acm\0" \
243 "stdin=vga\0" \
244 "stdout=vga\0" \
245 "stderr=vga\0" \
246 "setcon=setenv stdin ${con};" \
247 "setenv stdout ${con};" \
248 "setenv stderr ${con}\0" \
249 "sercon=setenv con serial; run setcon\0" \
250 "usbcon=setenv con usbtty; run setcon\0" \
251 "vgacon=setenv con vga; run setcon\0" \
252 "slide=gpio input " __stringify(GPIO_SLIDE) "\0" \
253 "switchmmc=mmc dev ${mmcnum}\0" \
254 "kernaddr=0x82008000\0" \
255 "initrdaddr=0x84008000\0" \
256 "scriptaddr=0x86008000\0" \
257 "fileload=${mmctype}load mmc ${mmcnum}:${mmcpart} " \
258 "${loadaddr} ${mmcfile}\0" \
259 "kernload=setenv loadaddr ${kernaddr};" \
260 "setenv mmcfile ${mmckernfile};" \
261 "run fileload\0" \
262 "initrdload=setenv loadaddr ${initrdaddr};" \
263 "setenv mmcfile ${mmcinitrdfile};" \
264 "run fileload\0" \
265 "scriptload=setenv loadaddr ${scriptaddr};" \
266 "setenv mmcfile ${mmcscriptfile};" \
267 "run fileload\0" \
268 "scriptboot=echo Running ${mmcscriptfile} from mmc " \
269 "${mmcnum}:${mmcpart} ...; source ${scriptaddr}\0" \
270 "kernboot=echo Booting ${mmckernfile} from mmc " \
271 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr}\0" \
272 "kerninitrdboot=echo Booting ${mmckernfile} ${mmcinitrdfile} from mmc "\
273 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr} ${initrdaddr}\0" \
274 "attachboot=echo Booting attached kernel image ...;" \
275 "setenv setup_omap_atag 1;" \
276 "bootm ${attkernaddr};" \
277 "setenv setup_omap_atag\0" \
278 "trymmcscriptboot=if run switchmmc; then " \
279 "if run scriptload; then " \
280 "run scriptboot;" \
281 "fi;" \
282 "fi\0" \
283 "trymmckernboot=if run switchmmc; then " \
284 "if run kernload; then " \
285 "run kernboot;" \
286 "fi;" \
287 "fi\0" \
288 "trymmckerninitrdboot=if run switchmmc; then " \
289 "if run initrdload; then " \
290 "if run kernload; then " \
291 "run kerninitrdboot;" \
292 "fi;" \
293 "fi; " \
294 "fi\0" \
295 "trymmcpartboot=setenv mmcscriptfile boot.scr; run trymmcscriptboot;" \
296 "setenv mmckernfile uImage; run trymmckernboot\0" \
297 "trymmcallpartboot=setenv mmcpart 1; run trymmcpartboot;" \
298 "setenv mmcpart 2; run trymmcpartboot;" \
299 "setenv mmcpart 3; run trymmcpartboot;" \
300 "setenv mmcpart 4; run trymmcpartboot\0" \
301 "trymmcboot=if run switchmmc; then " \
302 "setenv mmctype fat;" \
303 "run trymmcallpartboot;" \
304 "setenv mmctype ext2;" \
305 "run trymmcallpartboot;" \
306 "setenv mmctype ext4;" \
307 "run trymmcallpartboot;" \
308 "fi\0" \
309 "emmcboot=setenv mmcnum 1; run trymmcboot\0" \
310 "sdboot=setenv mmcnum 0; run trymmcboot\0" \
d9993988
PR
311 "menucmd=bootmenu\0" \
312 "bootmenu_0=Attached kernel=run attachboot\0" \
313 "bootmenu_1=Internal eMMC=run emmcboot\0" \
314 "bootmenu_2=External SD card=run sdboot\0" \
315 "bootmenu_3=U-Boot boot order=boot\0" \
316 "bootmenu_delay=30\0" \
ed407be5
PR
317 ""
318
319#define CONFIG_PREBOOT \
d9993988
PR
320 "setenv mmcnum 1; setenv mmcpart 1;" \
321 "setenv mmcscriptfile bootmenu.scr;" \
322 "if run switchmmc; then " \
323 "setenv mmcdone true;" \
324 "setenv mmctype fat;" \
325 "if run scriptload; then true; else " \
326 "setenv mmctype ext2;" \
327 "if run scriptload; then true; else " \
328 "setenv mmctype ext4;" \
329 "if run scriptload; then true; else " \
330 "setenv mmcdone false;" \
331 "fi;" \
332 "fi;" \
333 "fi;" \
334 "if ${mmcdone}; then " \
335 "run scriptboot;" \
336 "fi;" \
337 "fi;" \
338 "if run slide; then true; else " \
339 "setenv bootmenu_delay 0;" \
340 "setenv bootdelay 0;" \
341 "fi"
342
343#define CONFIG_POSTBOOTMENU \
344 "echo;" \
ed407be5
PR
345 "echo Extra commands:;" \
346 "echo run sercon - Use serial port for control.;" \
347 "echo run usbcon - Use usbtty for control.;" \
348 "echo run vgacon - Use framebuffer/keyboard.;" \
349 "echo run sdboot - Boot from SD card slot.;" \
350 "echo run emmcboot - Boot internal eMMC memory.;" \
351 "echo run attachboot - Boot attached kernel image.;" \
352 "echo"
353
354#define CONFIG_BOOTCOMMAND \
355 "run sdboot;" \
356 "run emmcboot;" \
357 "run attachboot;" \
358 "echo"
359
d9993988
PR
360#define CONFIG_MENU_SHOW
361
ed407be5
PR
362/*
363 * Miscellaneous configurable options
364 */
365#define CONFIG_SYS_LONGHELP /* undef to save memory */
ed407be5
PR
366#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
367/* Print Buffer Size */
368#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
369 sizeof(CONFIG_SYS_PROMPT) + 16)
370#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
371/* Boot Argument Buffer Size */
372#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
373
374#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
375#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + 0x01F00000)/*31MB*/
376
377/* default load address */
378#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
379
380/*
381 * OMAP3 has 12 GP timers, they can be driven by the system clock
382 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
383 * This rate is divided by a local divisor.
384 */
385#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
386#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
ed407be5
PR
387
388/*
389 * Stack sizes
390 *
391 * The stack sizes are set up in start.S using the settings below
392 */
393#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
394
395/*
396 * Physical Memory Map
397 */
398#define CONFIG_NR_DRAM_BANKS 2
399#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
400
401/*
402 * FLASH and environment organization
403 */
404
405#define CONFIG_ENV_IS_NOWHERE
406
407#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
408#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
409#define CONFIG_SYS_INIT_RAM_SIZE 0x800
410#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
411 CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
412
413/*
414 * Attached kernel image
415 */
416
417#define SDRAM_SIZE 0x10000000 /* 256 MB */
418#define SDRAM_END (CONFIG_SYS_SDRAM_BASE + SDRAM_SIZE)
419
420#define IMAGE_MAXSIZE 0x1FF800 /* 2 MB - 2 kB */
421#define KERNEL_OFFSET 0x40000 /* 256 kB */
422#define KERNEL_MAXSIZE (IMAGE_MAXSIZE-KERNEL_OFFSET)
423#define KERNEL_ADDRESS (SDRAM_END-KERNEL_MAXSIZE)
424
425/* Reserve protected RAM for attached kernel */
426#define CONFIG_PRAM ((KERNEL_MAXSIZE >> 10)+1)
427
428#endif /* __CONFIG_H */