]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/omap3_beagle.h
omap3_beagle: handle import of environments in files with CRLF as line endings
[people/ms/u-boot.git] / include / configs / omap3_beagle.h
CommitLineData
f904cdbb
DB
1/*
2 * (C) Copyright 2006-2008
3 * Texas Instruments.
4 * Richard Woodruff <r-woodruff2@ti.com>
5 * Syed Mohammed Khasim <x0khasim@ti.com>
6 *
7 * Configuration settings for the TI OMAP3530 Beagle board.
8 *
3765b3e7 9 * SPDX-License-Identifier: GPL-2.0+
f904cdbb
DB
10 */
11
12#ifndef __CONFIG_H
13#define __CONFIG_H
f904cdbb 14
df4dbb5d
TR
15#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
16
f904cdbb 17/*
df4dbb5d
TR
18 * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
19 * 64 bytes before this address should be set aside for u-boot.img's
20 * header. That is 0x800FFFC0--0x80100000 should not be used for any
21 * other needs. We use this rather than the inherited defines from
22 * ti_armv7_common.h for backwards compatibility.
f904cdbb 23 */
df4dbb5d
TR
24#define CONFIG_SYS_TEXT_BASE 0x80100000
25#define CONFIG_SPL_BSS_START_ADDR 0x80000000
26#define CONFIG_SPL_BSS_MAX_SIZE (512 << 10) /* 512 KB */
27#define CONFIG_SYS_SPL_MALLOC_START 0x80208000
28#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000
cae377b5 29
df4dbb5d 30#include <configs/ti_omap3_common.h>
f904cdbb 31
6a6b62e3
SP
32/*
33 * Display CPU and Board information
34 */
35#define CONFIG_DISPLAY_CPUINFO 1
36#define CONFIG_DISPLAY_BOARDINFO 1
37
f904cdbb
DB
38#define CONFIG_MISC_INIT_R
39
f904cdbb 40#define CONFIG_REVISION_TAG 1
f904cdbb 41#define CONFIG_ENV_OVERWRITE
f904cdbb 42
70d8c944
JK
43/* Status LED */
44#define CONFIG_STATUS_LED 1
45#define CONFIG_BOARD_SPECIFIC_LED 1
46#define STATUS_LED_BIT 0x01
47#define STATUS_LED_STATE STATUS_LED_ON
48#define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2)
49#define STATUS_LED_BIT1 0x02
50#define STATUS_LED_STATE1 STATUS_LED_ON
51#define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2)
52#define STATUS_LED_BOOT STATUS_LED_BIT
53#define STATUS_LED_GREEN STATUS_LED_BIT1
54
f74fc4ae
JK
55/* Enable Multi Bus support for I2C */
56#define CONFIG_I2C_MULTI_BUS 1
57
58/* Probe all devices */
8c4e0ca6 59#define CONFIG_SYS_I2C_NOPROBES {{0x0, 0x0}}
f74fc4ae 60
25374bfb 61/* USB */
c2af345e
IY
62#define CONFIG_MUSB_GADGET
63#define CONFIG_USB_MUSB_OMAP2PLUS
64#define CONFIG_MUSB_PIO_ONLY
65#define CONFIG_USB_GADGET_DUALSPEED
25374bfb 66#define CONFIG_TWL4030_USB 1
c642b151
IY
67#define CONFIG_USB_ETHER
68#define CONFIG_USB_ETHER_RNDIS
dd5b68fb
RH
69#define CONFIG_USB_GADGET
70#define CONFIG_USB_GADGET_VBUS_DRAW 0
71#define CONFIG_USBDOWNLOAD_GADGET
72#define CONFIG_G_DNL_VENDOR_NUM 0x0451
73#define CONFIG_G_DNL_PRODUCT_NUM 0xd022
74#define CONFIG_G_DNL_MANUFACTURER "TI"
75#define CONFIG_CMD_FASTBOOT
76#define CONFIG_ANDROID_BOOT_IMAGE
77#define CONFIG_USB_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
78#define CONFIG_USB_FASTBOOT_BUF_SIZE 0x07000000
25374bfb 79
d90859a6
AH
80/* USB EHCI */
81#define CONFIG_CMD_USB
82#define CONFIG_USB_EHCI
928c4bdf 83
29321c05 84#define CONFIG_USB_EHCI_OMAP
29321c05
IY
85#define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 147
86
d90859a6 87#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
2162439a 88#define CONFIG_USB_HOST_ETHER
54b62d59 89#define CONFIG_USB_ETHER_ASIX
a743415f 90#define CONFIG_USB_ETHER_MCS7830
eddf6d28 91#define CONFIG_USB_ETHER_SMSC95XX
2162439a 92
ce23b18b
SR
93/* GPIO banks */
94#define CONFIG_OMAP3_GPIO_5 /* GPIO128..159 is in GPIO bank 5 */
95#define CONFIG_OMAP3_GPIO_6 /* GPIO160..191 is in GPIO bank 6 */
d90859a6 96
f904cdbb
DB
97/* commands to include */
98#include <config_cmd_default.h>
99
776bebb7
TR
100#define CONFIG_CMD_ASKENV
101
95c6f6d3 102#define CONFIG_CMD_CACHE
df4dbb5d 103
917cfc70
NM
104#define MTDIDS_DEFAULT "nand0=nand"
105#define MTDPARTS_DEFAULT "mtdparts=nand:512k(x-loader),"\
106 "1920k(u-boot),128k(u-boot-env),"\
107 "4m(kernel),-(fs)"
f904cdbb 108
d90859a6 109#define CONFIG_USB_STORAGE /* USB storage support */
f904cdbb 110#define CONFIG_CMD_NAND /* NAND support */
70d8c944 111#define CONFIG_CMD_LED /* LED support */
933d3701 112#define CONFIG_CMD_SETEXPR /* Evaluate expressions */
aae58b95 113#define CONFIG_CMD_GPIO /* Enable gpio command */
fafee9ed 114#define CONFIG_CMD_DHCP
f904cdbb 115
25a4d017 116#define CONFIG_VIDEO_OMAP3 /* DSS Support */
f904cdbb 117
2c155130
TR
118/*
119 * TWL4030
120 */
2c155130
TR
121#define CONFIG_TWL4030_LED 1
122
f904cdbb
DB
123/*
124 * Board NAND Info.
125 */
60c23173 126#define CONFIG_SYS_NAND_QUIET_TEST 1
f904cdbb 127#define CONFIG_NAND_OMAP_GPMC
f904cdbb
DB
128#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
129 /* devices */
f904cdbb 130
f904cdbb 131#define CONFIG_EXTRA_ENV_SETTINGS \
f4b36ea9
JK
132 "loadaddr=0x80200000\0" \
133 "rdaddr=0x81000000\0" \
2ade496f
NM
134 "fdt_high=0xffffffff\0" \
135 "fdtaddr=0x80f80000\0" \
25374bfb 136 "usbtty=cdc_acm\0" \
a33e3c79 137 "bootfile=uImage\0" \
102ce9ea
NM
138 "ramdisk=ramdisk.gz\0" \
139 "bootdir=/boot\0" \
140 "bootpart=0:2\0" \
27b8c8f2 141 "console=ttyO2,115200n8\0" \
f6e593bb 142 "mpurate=auto\0" \
847b83d0 143 "buddy=none\0" \
c522eac4
JK
144 "optargs=\0" \
145 "camera=none\0" \
13d2cb98 146 "vram=12M\0" \
f4b36ea9 147 "dvimode=640x480MR-16@60\0" \
13d2cb98 148 "defaultdisplay=dvi\0" \
0cd31144 149 "mmcdev=0\0" \
13d2cb98
SS
150 "mmcroot=/dev/mmcblk0p2 rw\0" \
151 "mmcrootfstype=ext3 rootwait\0" \
3c6e50d7
SS
152 "nandroot=ubi0:rootfs ubi.mtd=4\0" \
153 "nandrootfstype=ubifs\0" \
f4b36ea9
JK
154 "ramroot=/dev/ram0 rw ramdisk_size=65536 initrd=0x81000000,64M\0" \
155 "ramrootfstype=ext2\0" \
f904cdbb 156 "mmcargs=setenv bootargs console=${console} " \
c522eac4 157 "${optargs} " \
5af32460 158 "mpurate=${mpurate} " \
b1660314 159 "buddy=${buddy} "\
c522eac4 160 "camera=${camera} "\
13d2cb98
SS
161 "vram=${vram} " \
162 "omapfb.mode=dvi:${dvimode} " \
13d2cb98
SS
163 "omapdss.def_disp=${defaultdisplay} " \
164 "root=${mmcroot} " \
165 "rootfstype=${mmcrootfstype}\0" \
f904cdbb 166 "nandargs=setenv bootargs console=${console} " \
c522eac4 167 "${optargs} " \
5af32460 168 "mpurate=${mpurate} " \
b1660314 169 "buddy=${buddy} "\
c522eac4 170 "camera=${camera} "\
13d2cb98
SS
171 "vram=${vram} " \
172 "omapfb.mode=dvi:${dvimode} " \
13d2cb98
SS
173 "omapdss.def_disp=${defaultdisplay} " \
174 "root=${nandroot} " \
175 "rootfstype=${nandrootfstype}\0" \
2ade496f
NM
176 "findfdt=" \
177 "if test $beaglerev = AxBx; then " \
178 "setenv fdtfile omap3-beagle.dtb; fi; " \
179 "if test $beaglerev = Cx; then " \
180 "setenv fdtfile omap3-beagle.dtb; fi; " \
5c9038b6
RN
181 "if test $beaglerev = C4; then " \
182 "setenv fdtfile omap3-beagle.dtb; fi; " \
2ade496f 183 "if test $beaglerev = xMAB; then " \
3d47ffb9 184 "setenv fdtfile omap3-beagle-xm-ab.dtb; fi; " \
2ade496f
NM
185 "if test $beaglerev = xMC; then " \
186 "setenv fdtfile omap3-beagle-xm.dtb; fi; " \
187 "if test $fdtfile = undefined; then " \
188 "echo WARNING: Could not determine device tree to use; fi; \0" \
4fa2427c
RN
189 "validatefdt=" \
190 "if test $beaglerev = xMAB; then " \
191 "if test ! -e mmc ${bootpart} ${bootdir}/${fdtfile}; then " \
192 "setenv fdtfile omap3-beagle-xm.dtb; " \
193 "fi; " \
194 "fi; \0" \
f835ea71
JK
195 "bootenv=uEnv.txt\0" \
196 "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
cf073e49 197 "importbootenv=echo Importing environment from mmc ...; " \
44bd26fa 198 "env import -t -r $loadaddr $filesize\0" \
f4b36ea9
JK
199 "ramargs=setenv bootargs console=${console} " \
200 "${optargs} " \
201 "mpurate=${mpurate} " \
202 "buddy=${buddy} "\
203 "vram=${vram} " \
204 "omapfb.mode=dvi:${dvimode} " \
205 "omapdss.def_disp=${defaultdisplay} " \
206 "root=${ramroot} " \
207 "rootfstype=${ramrootfstype}\0" \
102ce9ea
NM
208 "loadramdisk=load mmc ${bootpart} ${rdaddr} ${bootdir}/${ramdisk}\0" \
209 "loadimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \
4fa2427c 210 "loadfdt=run validatefdt; load mmc ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile}\0" \
f904cdbb
DB
211 "mmcboot=echo Booting from mmc ...; " \
212 "run mmcargs; " \
213 "bootm ${loadaddr}\0" \
ea70690d
NM
214 "mmcbootz=echo Booting with DT from mmc${mmcdev} ...; " \
215 "run mmcargs; " \
216 "bootz ${loadaddr} - ${fdtaddr}\0" \
f904cdbb
DB
217 "nandboot=echo Booting from nand ...; " \
218 "run nandargs; " \
219 "nand read ${loadaddr} 280000 400000; " \
220 "bootm ${loadaddr}\0" \
f4b36ea9
JK
221 "ramboot=echo Booting from ramdisk ...; " \
222 "run ramargs; " \
223 "bootm ${loadaddr}\0" \
aae58b95
JF
224 "userbutton=if gpio input 173; then run userbutton_xm; " \
225 "else run userbutton_nonxm; fi;\0" \
226 "userbutton_xm=gpio input 4;\0" \
227 "userbutton_nonxm=gpio input 7;\0"
d7aff44a 228/* "run userbutton" will return 1 (false) if pressed and 0 (true) if not */
f904cdbb 229#define CONFIG_BOOTCOMMAND \
2ade496f 230 "run findfdt; " \
66968110 231 "mmc dev ${mmcdev}; if mmc rescan; then " \
aae58b95
JF
232 "if run userbutton; then " \
233 "setenv bootenv uEnv.txt;" \
234 "else " \
f835ea71
JK
235 "setenv bootenv user.txt;" \
236 "fi;" \
cf073e49
AH
237 "echo SD/MMC found on device ${mmcdev};" \
238 "if run loadbootenv; then " \
f835ea71 239 "echo Loaded environment from ${bootenv};" \
cf073e49
AH
240 "run importbootenv;" \
241 "fi;" \
242 "if test -n $uenvcmd; then " \
243 "echo Running uenvcmd ...;" \
244 "run uenvcmd;" \
245 "fi;" \
102ce9ea 246 "if run loadimage; then " \
cf073e49
AH
247 "run mmcboot;" \
248 "fi;" \
249 "fi;" \
250 "run nandboot;" \
ea70690d
NM
251 "setenv bootfile zImage;" \
252 "if run loadimage; then " \
253 "run loadfdt;" \
254 "run mmcbootz; " \
255 "fi; " \
f904cdbb 256
f904cdbb 257/*
d3a513c2
MP
258 * OMAP3 has 12 GP timers, they can be driven by the system clock
259 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
260 * This rate is divided by a local divisor.
f904cdbb 261 */
d3a513c2 262#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
f904cdbb 263
f904cdbb
DB
264/*-----------------------------------------------------------------------
265 * FLASH and environment organization
266 */
267
268/* **** PISMO SUPPORT *** */
269
270/* Configure the PISMO */
271#define PISMO1_NAND_SIZE GPMC_SIZE_128M
272#define PISMO1_ONEN_SIZE GPMC_SIZE_128M
273
6cbec7b3
LC
274#if defined(CONFIG_CMD_NAND)
275#define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
276#endif
f904cdbb
DB
277
278/* Monitor at start of flash */
279#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
280#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
281
282#define CONFIG_ENV_IS_IN_NAND 1
df4dbb5d 283#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
f904cdbb
DB
284#define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
285#define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
286
6cbec7b3
LC
287#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
288#define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
f904cdbb
DB
289#define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
290
53736baa
DB
291#define CONFIG_OMAP3_SPI
292
8e40852f
A
293#define CONFIG_SYS_CACHELINE_SIZE 64
294
75c57a35 295/* Defines for SPL */
75c57a35 296#define CONFIG_SPL_OMAP3_ID_NAND
75c57a35
TR
297
298/* NAND boot config */
b80a6603 299#define CONFIG_SYS_NAND_BUSWIDTH_16BIT 16
75c57a35
TR
300#define CONFIG_SYS_NAND_5_ADDR_CYCLE
301#define CONFIG_SYS_NAND_PAGE_COUNT 64
302#define CONFIG_SYS_NAND_PAGE_SIZE 2048
303#define CONFIG_SYS_NAND_OOBSIZE 64
304#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
305#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
306#define CONFIG_SYS_NAND_ECCPOS {2, 3, 4, 5, 6, 7, 8, 9,\
307 10, 11, 12, 13}
308#define CONFIG_SYS_NAND_ECCSIZE 512
309#define CONFIG_SYS_NAND_ECCBYTES 3
3f719069 310#define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_HW
75c57a35
TR
311#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
312
f904cdbb 313#endif /* __CONFIG_H */