]>
Commit | Line | Data |
---|---|---|
73ccb341 GJ |
1 | /* |
2 | * (C) Copyright 2008 | |
3 | * Gary Jennejohn, DENX Software Engineering GmbH, garyj@denx.de. | |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | /************************************************************************ | |
25 | * quad100hd.h - configuration for Quad100hd board | |
26 | ***********************************************************************/ | |
27 | #ifndef __CONFIG_H | |
28 | #define __CONFIG_H | |
29 | ||
30 | /*----------------------------------------------------------------------- | |
31 | * High Level Configuration Options | |
32 | *----------------------------------------------------------------------*/ | |
33 | #define CONFIG_QUAD100HD 1 /* Board is Quad100hd */ | |
34 | #define CONFIG_4xx 1 /* ... PPC4xx family */ | |
35 | #define CONFIG_405EP 1 /* Specifc 405EP support*/ | |
36 | ||
37 | #define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */ | |
38 | ||
39 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_early_init_f */ | |
40 | ||
41 | #define PLLMR0_DEFAULT PLLMR0_266_133_66 /* no PCI */ | |
42 | #define PLLMR1_DEFAULT PLLMR1_266_133_66 /* no PCI */ | |
43 | ||
0c11935c | 44 | /* the environment is in the EEPROM by default */ |
bb1f8b4f | 45 | #define CONFIG_ENV_IS_IN_EEPROM |
5a1aceb0 | 46 | #undef CONFIG_ENV_IS_IN_FLASH |
73ccb341 | 47 | |
96e21f86 | 48 | #define CONFIG_PPC4xx_EMAC |
73ccb341 GJ |
49 | #define CONFIG_NET_MULTI 1 |
50 | #define CONFIG_HAS_ETH1 1 | |
51 | #define CONFIG_MII 1 /* MII PHY management */ | |
52 | #define CONFIG_PHY_ADDR 0x01 /* PHY address */ | |
6d0f6bcf | 53 | #define CONFIG_SYS_RX_ETH_BUFFER 16 /* Number of ethernet rx buffers & descriptors */ |
73ccb341 GJ |
54 | #define CONFIG_PHY_RESET 1 |
55 | #define CONFIG_PHY_RESET_DELAY 300 /* PHY RESET recovery delay */ | |
56 | ||
57 | /* | |
58 | * Command line configuration. | |
59 | */ | |
60 | #include <config_cmd_default.h> | |
61 | ||
62 | #undef CONFIG_CMD_ASKENV | |
63 | #undef CONFIG_CMD_CACHE | |
64 | #define CONFIG_CMD_DHCP | |
65 | #undef CONFIG_CMD_DIAG | |
66 | #define CONFIG_CMD_EEPROM | |
67 | #undef CONFIG_CMD_ELF | |
68 | #define CONFIG_CMD_I2C | |
69 | #undef CONFIG_CMD_IRQ | |
70 | #define CONFIG_CMD_JFFS2 | |
71 | #undef CONFIG_CMD_LOG | |
72 | #undef CONFIG_CMD_MII | |
73 | #define CONFIG_CMD_NAND | |
74 | #undef CONFIG_CMD_PING | |
75 | #define CONFIG_CMD_REGINFO | |
76 | ||
77 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
78 | ||
79 | /*----------------------------------------------------------------------- | |
80 | * SDRAM | |
81 | *----------------------------------------------------------------------*/ | |
82 | /* | |
83 | * SDRAM configuration (please see cpu/ppc/sdram.[ch]) | |
84 | */ | |
85 | #define CONFIG_SDRAM_BANK0 1 | |
73ccb341 GJ |
86 | |
87 | /* FIX! SDRAM timings used in datasheet */ | |
6d0f6bcf JCPV |
88 | #define CONFIG_SYS_SDRAM_CL 3 /* CAS latency */ |
89 | #define CONFIG_SYS_SDRAM_tRP 20 /* PRECHARGE command period */ | |
90 | #define CONFIG_SYS_SDRAM_tRC 66 /* ACTIVE-to-ACTIVE command period */ | |
91 | #define CONFIG_SYS_SDRAM_tRCD 20 /* ACTIVE-to-READ delay */ | |
92 | #define CONFIG_SYS_SDRAM_tRFC 66 /* Auto refresh period */ | |
73ccb341 GJ |
93 | |
94 | /* | |
95 | * JFFS2 | |
96 | */ | |
6d0f6bcf JCPV |
97 | #define CONFIG_SYS_JFFS2_FIRST_BANK 0 |
98 | #ifdef CONFIG_SYS_KERNEL_IN_JFFS2 | |
99 | #define CONFIG_SYS_JFFS2_FIRST_SECTOR 0 /* JFFS starts at block 0 */ | |
73ccb341 | 100 | #else /* kernel not in JFFS */ |
6d0f6bcf | 101 | #define CONFIG_SYS_JFFS2_FIRST_SECTOR 8 /* block 0-7 is kernel (1MB = 8 sectors) */ |
73ccb341 | 102 | #endif |
6d0f6bcf | 103 | #define CONFIG_SYS_JFFS2_NUM_BANKS 1 |
73ccb341 GJ |
104 | |
105 | /*----------------------------------------------------------------------- | |
106 | * Serial Port | |
107 | *----------------------------------------------------------------------*/ | |
550650dd SR |
108 | #define CONFIG_CONS_INDEX 1 /* Use UART0 */ |
109 | #define CONFIG_SYS_NS16550 | |
110 | #define CONFIG_SYS_NS16550_SERIAL | |
111 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
112 | #define CONFIG_SYS_NS16550_CLK get_serial_clock() | |
6d0f6bcf JCPV |
113 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */ |
114 | #define CONFIG_SYS_BASE_BAUD 691200 | |
73ccb341 GJ |
115 | #define CONFIG_BAUDRATE 115200 |
116 | #define CONFIG_SERIAL_MULTI | |
117 | ||
118 | /* The following table includes the supported baudrates */ | |
6d0f6bcf | 119 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
73ccb341 GJ |
120 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400} |
121 | ||
122 | /*----------------------------------------------------------------------- | |
123 | * Miscellaneous configurable options | |
124 | *----------------------------------------------------------------------*/ | |
6d0f6bcf JCPV |
125 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
126 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
73ccb341 | 127 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 128 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
73ccb341 | 129 | #else |
6d0f6bcf | 130 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
73ccb341 | 131 | #endif |
6d0f6bcf JCPV |
132 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
133 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
134 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
73ccb341 | 135 | |
6d0f6bcf JCPV |
136 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
137 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
73ccb341 | 138 | |
6d0f6bcf JCPV |
139 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
140 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_info (bd_t) */ | |
73ccb341 | 141 | |
6d0f6bcf | 142 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */ |
73ccb341 GJ |
143 | |
144 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 145 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
73ccb341 GJ |
146 | |
147 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ | |
148 | #define CONFIG_LOOPW 1 /* enable loopw command */ | |
149 | #define CONFIG_MX_CYCLIC 1 /* enable mdc/mwc commands */ | |
150 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */ | |
151 | #define CONFIG_VERSION_VARIABLE 1 /* include version env variable */ | |
152 | ||
153 | /*----------------------------------------------------------------------- | |
154 | * I2C | |
155 | *----------------------------------------------------------------------*/ | |
156 | #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ | |
157 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
d0b0dcaa | 158 | #define CONFIG_PPC4XX_I2C /* use PPC4xx driver */ |
6d0f6bcf JCPV |
159 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
160 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
73ccb341 | 161 | |
6d0f6bcf JCPV |
162 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* base address */ |
163 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* bytes of address */ | |
73ccb341 | 164 | |
6d0f6bcf JCPV |
165 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* 8 byte write page size */ |
166 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ | |
167 | #define CONFIG_SYS_EEPROM_SIZE 0x2000 | |
73ccb341 GJ |
168 | |
169 | /*----------------------------------------------------------------------- | |
170 | * Start addresses for the final memory configuration | |
171 | * (Set up by the startup code) | |
6d0f6bcf | 172 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
73ccb341 | 173 | */ |
6d0f6bcf JCPV |
174 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
175 | #define CONFIG_SYS_FLASH_BASE 0xFFC00000 | |
176 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */ | |
177 | #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */ | |
14d0a02a | 178 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_TEXT_BASE) |
73ccb341 GJ |
179 | |
180 | /* | |
181 | * For booting Linux, the board info and command line data | |
182 | * have to be in the first 8 MB of memory, since this is | |
183 | * the maximum mapped by the Linux kernel during initialization. | |
184 | */ | |
6d0f6bcf | 185 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
73ccb341 GJ |
186 | |
187 | /*----------------------------------------------------------------------- | |
188 | * FLASH organization | |
189 | */ | |
6d0f6bcf | 190 | #define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */ |
00b1883a | 191 | #define CONFIG_FLASH_CFI_DRIVER |
73ccb341 | 192 | |
6d0f6bcf | 193 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } |
73ccb341 | 194 | |
6d0f6bcf JCPV |
195 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
196 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */ | |
73ccb341 | 197 | |
6d0f6bcf JCPV |
198 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
199 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
73ccb341 | 200 | |
6d0f6bcf JCPV |
201 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ |
202 | #define CONFIG_SYS_FLASH_INCREMENT 0 /* there is only one bank */ | |
73ccb341 | 203 | |
6d0f6bcf JCPV |
204 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
205 | #define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */ | |
73ccb341 | 206 | |
5a1aceb0 | 207 | #ifdef CONFIG_ENV_IS_IN_FLASH |
0e8d1586 | 208 | #define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */ |
0c11935c | 209 | /* the environment is located before u-boot */ |
14d0a02a | 210 | #define CONFIG_ENV_ADDR (CONFIG_SYS_TEXT_BASE - CONFIG_ENV_SECT_SIZE) |
0c11935c GJ |
211 | |
212 | /* Address and size of Redundant Environment Sector */ | |
0e8d1586 JCPV |
213 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR - CONFIG_ENV_SECT_SIZE) |
214 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE) | |
73ccb341 GJ |
215 | #endif |
216 | ||
bb1f8b4f | 217 | #ifdef CONFIG_ENV_IS_IN_EEPROM |
0e8d1586 JCPV |
218 | #define CONFIG_ENV_SIZE 0x400 /* Size of Environment vars */ |
219 | #define CONFIG_ENV_OFFSET 0x00000000 | |
6d0f6bcf | 220 | #define CONFIG_SYS_ENABLE_CRC_16 1 /* Intrinsyc formatting used crc16 */ |
73ccb341 GJ |
221 | #endif |
222 | ||
223 | /* partly from PPCBoot */ | |
224 | /* NAND */ | |
225 | #define CONFIG_NAND | |
226 | #ifdef CONFIG_NAND | |
6d0f6bcf JCPV |
227 | #define CONFIG_SYS_NAND_BASE 0x60000000 |
228 | #define CONFIG_SYS_NAND_CS 10 /* our CS is GPIO10 */ | |
229 | #define CONFIG_SYS_NAND_RDY 23 /* our RDY is GPIO23 */ | |
230 | #define CONFIG_SYS_NAND_CE 24 /* our CE is GPIO24 */ | |
231 | #define CONFIG_SYS_NAND_CLE 31 /* our CLE is GPIO31 */ | |
232 | #define CONFIG_SYS_NAND_ALE 30 /* our ALE is GPIO30 */ | |
6d0f6bcf | 233 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
170c1972 | 234 | |
73ccb341 GJ |
235 | #endif |
236 | ||
237 | /*----------------------------------------------------------------------- | |
238 | * Definitions for initial stack pointer and data area (in data cache) | |
239 | */ | |
240 | /* use on chip memory (OCM) for temperary stack until sdram is tested */ | |
a47a12be | 241 | /* see ./arch/powerpc/cpu/ppc4xx/start.S */ |
6d0f6bcf | 242 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
73ccb341 GJ |
243 | |
244 | /* On Chip Memory location */ | |
6d0f6bcf JCPV |
245 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000 |
246 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
247 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of OCM */ | |
248 | #define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */ | |
73ccb341 | 249 | |
6d0f6bcf JCPV |
250 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ |
251 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
252 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
73ccb341 GJ |
253 | |
254 | /*----------------------------------------------------------------------- | |
255 | * External Bus Controller (EBC) Setup | |
256 | * Taken from PPCBoot board/icecube/icecube.h | |
257 | */ | |
258 | ||
a47a12be | 259 | /* see ./arch/powerpc/cpu/ppc4xx/cpu_init.c ./cpu/ppc4xx/ndfc.c */ |
6d0f6bcf | 260 | #define CONFIG_SYS_EBC_PB0AP 0x04002480 |
73ccb341 | 261 | /* AMD NOR flash - this corresponds to FLASH_BASE so may be correct */ |
6d0f6bcf JCPV |
262 | #define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 |
263 | #define CONFIG_SYS_EBC_PB1AP 0x04005480 | |
264 | #define CONFIG_SYS_EBC_PB1CR 0x60018000 | |
265 | #define CONFIG_SYS_EBC_PB2AP 0x00000000 | |
266 | #define CONFIG_SYS_EBC_PB2CR 0x00000000 | |
267 | #define CONFIG_SYS_EBC_PB3AP 0x00000000 | |
268 | #define CONFIG_SYS_EBC_PB3CR 0x00000000 | |
269 | #define CONFIG_SYS_EBC_PB4AP 0x00000000 | |
270 | #define CONFIG_SYS_EBC_PB4CR 0x00000000 | |
73ccb341 GJ |
271 | |
272 | /*----------------------------------------------------------------------- | |
273 | * Definitions for GPIO setup (PPC405EP specific) | |
274 | * | |
275 | * Taken in part from PPCBoot board/icecube/icecube.h | |
276 | */ | |
a47a12be | 277 | /* see ./arch/powerpc/cpu/ppc4xx/cpu_init.c ./cpu/ppc4xx/start.S */ |
afabb498 SR |
278 | #define CONFIG_SYS_GPIO0_OSRL 0x55555550 |
279 | #define CONFIG_SYS_GPIO0_OSRH 0x00000110 | |
280 | #define CONFIG_SYS_GPIO0_ISR1L 0x00000000 | |
281 | #define CONFIG_SYS_GPIO0_ISR1H 0x15555445 | |
6d0f6bcf | 282 | #define CONFIG_SYS_GPIO0_TSRL 0x00000000 |
afabb498 | 283 | #define CONFIG_SYS_GPIO0_TSRH 0x00000000 |
6d0f6bcf JCPV |
284 | #define CONFIG_SYS_GPIO0_TCR 0xFFFF8097 |
285 | #define CONFIG_SYS_GPIO0_ODR 0x00000000 | |
73ccb341 GJ |
286 | |
287 | #if defined(CONFIG_CMD_KGDB) | |
288 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ | |
289 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
290 | #endif | |
291 | ||
292 | /* ENVIRONMENT VARS */ | |
293 | ||
294 | #define CONFIG_IPADDR 192.168.1.67 | |
295 | #define CONFIG_SERVERIP 192.168.1.50 | |
296 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
297 | #define CONFIG_NETMASK 255.255.255.0 | |
298 | #define CONFIG_LOADADDR 300000 | |
299 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
300 | ||
301 | /* pass open firmware flat tree */ | |
302 | #define CONFIG_OF_LIBFDT 1 | |
303 | ||
304 | #endif /* __CONFIG_H */ |