]>
Commit | Line | Data |
---|---|---|
a381bcf5 KY |
1 | /* |
2 | * (C) Copyright 2016 Rockchip Electronics Co., Ltd | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #ifndef __CONFIG_RK3399_COMMON_H | |
8 | #define __CONFIG_RK3399_COMMON_H | |
9 | ||
7f35bbb9 JC |
10 | #include "rockchip-common.h" |
11 | ||
a381bcf5 | 12 | #define CONFIG_NR_DRAM_BANKS 1 |
a381bcf5 KY |
13 | #define CONFIG_SYS_MALLOC_LEN (32 << 20) |
14 | #define CONFIG_SYS_CBSIZE 1024 | |
15 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
3e75c07d PT |
16 | #if defined(CONFIG_SPL_SPI_SUPPORT) |
17 | #define CONFIG_SPL_SPI_LOAD | |
18 | #endif | |
a381bcf5 | 19 | |
88cb1a9e PT |
20 | #define COUNTER_FREQUENCY 24000000 |
21 | ||
a381bcf5 KY |
22 | #define CONFIG_SYS_NS16550_MEM32 |
23 | ||
a381bcf5 KY |
24 | #define CONFIG_SYS_INIT_SP_ADDR 0x00300000 |
25 | #define CONFIG_SYS_LOAD_ADDR 0x00800800 | |
3012a840 | 26 | #define CONFIG_SPL_STACK 0xff8effff |
3d54eabc | 27 | #define CONFIG_SPL_TEXT_BASE 0xff8c2000 |
5302feb6 | 28 | #define CONFIG_SPL_MAX_SIZE 0x30000 - 0x2000 |
3012a840 KY |
29 | /* BSS setup */ |
30 | #define CONFIG_SPL_BSS_START_ADDR 0xff8e0000 | |
31 | #define CONFIG_SPL_BSS_MAX_SIZE 0x10000 | |
a381bcf5 KY |
32 | |
33 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */ | |
34 | ||
35 | /* MMC/SD IP block */ | |
a381bcf5 KY |
36 | #define CONFIG_BOUNCE_BUFFER |
37 | #define CONFIG_ROCKCHIP_SDHCI_MAX_FREQ 200000000 | |
38 | ||
a381bcf5 | 39 | /* RAW SD card / eMMC locations. */ |
a381bcf5 KY |
40 | #define CONFIG_SYS_SPI_U_BOOT_OFFS (128 << 10) |
41 | ||
42 | /* FAT sd card locations. */ | |
43 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 | |
44 | #define CONFIG_SYS_SDRAM_BASE 0 | |
6d1970fa | 45 | #define SDRAM_MAX_SIZE 0xf8000000 |
a381bcf5 KY |
46 | #define CONFIG_NR_DRAM_BANKS 1 |
47 | ||
a381bcf5 KY |
48 | #define CONFIG_SF_DEFAULT_SPEED 20000000 |
49 | ||
50 | #ifndef CONFIG_SPL_BUILD | |
a381bcf5 KY |
51 | |
52 | #define ENV_MEM_LAYOUT_SETTINGS \ | |
86d01265 KY |
53 | "scriptaddr=0x00500000\0" \ |
54 | "pxefile_addr_r=0x00600000\0" \ | |
a381bcf5 KY |
55 | "fdt_addr_r=0x01f00000\0" \ |
56 | "kernel_addr_r=0x02000000\0" \ | |
57 | "ramdisk_addr_r=0x04000000\0" | |
58 | ||
a381bcf5 KY |
59 | #include <config_distro_bootcmd.h> |
60 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
583b1bc0 KY |
61 | ENV_MEM_LAYOUT_SETTINGS \ |
62 | "partitions=" PARTS_DEFAULT \ | |
a381bcf5 KY |
63 | BOOTENV |
64 | ||
65 | #endif | |
66 | ||
923e7b44 | 67 | /* enable usb config for usb ether */ |
923e7b44 | 68 | |
a381bcf5 | 69 | #endif |