]>
Commit | Line | Data |
---|---|---|
a381bcf5 KY |
1 | /* |
2 | * (C) Copyright 2016 Rockchip Electronics Co., Ltd | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #ifndef __CONFIG_RK3399_COMMON_H | |
8 | #define __CONFIG_RK3399_COMMON_H | |
9 | ||
7f35bbb9 JC |
10 | #include "rockchip-common.h" |
11 | ||
a381bcf5 KY |
12 | #define CONFIG_NR_DRAM_BANKS 1 |
13 | #define CONFIG_ENV_SIZE 0x2000 | |
14 | #define CONFIG_SYS_MAXARGS 16 | |
a381bcf5 KY |
15 | #define CONFIG_SYS_MALLOC_LEN (32 << 20) |
16 | #define CONFIG_SYS_CBSIZE 1024 | |
17 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
66e87cc8 KY |
18 | #define CONFIG_SPL_FRAMEWORK |
19 | #define CONFIG_SPL_DRIVERS_MISC_SUPPORT | |
20 | #define CONFIG_SPL_LIBCOMMON_SUPPORT | |
21 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
22 | #define CONFIG_SPL_SERIAL_SUPPORT | |
a381bcf5 KY |
23 | |
24 | #define CONFIG_SYS_NS16550_MEM32 | |
25 | ||
26 | #define CONFIG_SYS_TEXT_BASE 0x00200000 | |
27 | #define CONFIG_SYS_INIT_SP_ADDR 0x00300000 | |
28 | #define CONFIG_SYS_LOAD_ADDR 0x00800800 | |
3012a840 KY |
29 | #define CONFIG_SPL_STACK 0xff8effff |
30 | #define CONFIG_SPL_TEXT_BASE 0xff8c2008 | |
31 | #define CONFIG_SPL_MAX_SIZE 0x30000 | |
32 | /* BSS setup */ | |
33 | #define CONFIG_SPL_BSS_START_ADDR 0xff8e0000 | |
34 | #define CONFIG_SPL_BSS_MAX_SIZE 0x10000 | |
a381bcf5 KY |
35 | |
36 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */ | |
37 | ||
38 | /* MMC/SD IP block */ | |
a381bcf5 KY |
39 | #define CONFIG_BOUNCE_BUFFER |
40 | #define CONFIG_ROCKCHIP_SDHCI_MAX_FREQ 200000000 | |
41 | ||
583b1bc0 KY |
42 | #define CONFIG_SUPPORT_VFAT |
43 | #define CONFIG_FS_FAT | |
a381bcf5 | 44 | #define CONFIG_FAT_WRITE |
583b1bc0 | 45 | #define CONFIG_FS_EXT4 |
a381bcf5 KY |
46 | |
47 | /* RAW SD card / eMMC locations. */ | |
a381bcf5 KY |
48 | #define CONFIG_SYS_SPI_U_BOOT_OFFS (128 << 10) |
49 | ||
50 | /* FAT sd card locations. */ | |
51 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 | |
52 | #define CONFIG_SYS_SDRAM_BASE 0 | |
53 | #define CONFIG_NR_DRAM_BANKS 1 | |
54 | ||
55 | #define CONFIG_SPI_FLASH | |
56 | #define CONFIG_SPI | |
57 | #define CONFIG_SF_DEFAULT_SPEED 20000000 | |
58 | ||
59 | #ifndef CONFIG_SPL_BUILD | |
a381bcf5 KY |
60 | |
61 | #define ENV_MEM_LAYOUT_SETTINGS \ | |
62 | "scriptaddr=0x00000000\0" \ | |
63 | "pxefile_addr_r=0x00100000\0" \ | |
64 | "fdt_addr_r=0x01f00000\0" \ | |
65 | "kernel_addr_r=0x02000000\0" \ | |
66 | "ramdisk_addr_r=0x04000000\0" | |
67 | ||
a381bcf5 KY |
68 | #include <config_distro_bootcmd.h> |
69 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
583b1bc0 KY |
70 | ENV_MEM_LAYOUT_SETTINGS \ |
71 | "partitions=" PARTS_DEFAULT \ | |
a381bcf5 KY |
72 | BOOTENV |
73 | ||
74 | #endif | |
75 | ||
923e7b44 M |
76 | /* enable usb config for usb ether */ |
77 | #define CONFIG_USB_HOST_ETHER | |
78 | ||
79 | #define CONFIG_USB_ETHER_ASIX | |
80 | #define CONFIG_USB_ETHER_ASIX88179 | |
81 | #define CONFIG_USB_ETHER_MCS7830 | |
82 | #define CONFIG_USB_ETHER_SMSC95XX | |
83 | #define CONFIG_USB_ETHER_RTL8152 | |
84 | ||
85 | /* rockchip xhci host driver */ | |
86 | #define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS 2 | |
87 | ||
a381bcf5 | 88 | #endif |