]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/rsk7264.h
Convert CONFIG_BOOTP_BOOTPATH et al to Kconfig
[people/ms/u-boot.git] / include / configs / rsk7264.h
CommitLineData
7fbeb642 1/*
efa4e1b9 2 * Configuation settings for the Renesas RSK2+SH7264 board
7fbeb642
PE
3 *
4 * Copyright (C) 2011 Renesas Electronics Europe Ltd.
5 * Copyright (C) 2008 Nobuhiro Iwamatsu
6 * Copyright (C) 2008 Renesas Solutions Corp.
7 *
1a459660 8 * SPDX-License-Identifier: GPL-2.0+
7fbeb642
PE
9 */
10
11#ifndef __RSK7264_H
12#define __RSK7264_H
13
7fbeb642 14#define CONFIG_CPU_SH7264 1
7fbeb642 15
18a40e84
VZ
16#define CONFIG_DISPLAY_BOARDINFO
17
efa4e1b9 18#define CONFIG_SYS_BAUDRATE_TABLE { CONFIG_BAUDRATE }
7fbeb642 19
7fbeb642 20#define CONFIG_SYS_PBSIZE 256 /* Buffer size for Console output */
7fbeb642 21
efa4e1b9 22/* Serial */
7fbeb642
PE
23#define CONFIG_CONS_SCIF3 1
24
efa4e1b9
PE
25/* Memory */
26/* u-boot relocated to top 256KB of ram */
efa4e1b9 27#define CONFIG_SYS_SDRAM_BASE 0x0C000000
7fbeb642
PE
28#define CONFIG_SYS_SDRAM_SIZE (64 * 1024 * 1024)
29
efa4e1b9
PE
30#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
31#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_TEXT_BASE - 0x100000)
7fbeb642 32#define CONFIG_SYS_MALLOC_LEN (256 * 1024)
efa4e1b9
PE
33#define CONFIG_SYS_MONITOR_LEN (128 * 1024)
34#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 4*1024*1024)
7fbeb642 35
efa4e1b9 36/* Flash */
7fbeb642
PE
37#define CONFIG_FLASH_CFI_DRIVER
38#define CONFIG_SYS_FLASH_CFI
39#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
efa4e1b9 40#define CONFIG_SYS_FLASH_BASE 0x20000000 /* Non-cached */
7fbeb642 41#define CONFIG_SYS_MAX_FLASH_BANKS 1
efa4e1b9 42#define CONFIG_SYS_MAX_FLASH_SECT 512
7fbeb642 43
efa4e1b9
PE
44#define CONFIG_ENV_OFFSET (128 * 1024)
45#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
7fbeb642
PE
46#define CONFIG_ENV_SECT_SIZE (128 * 1024)
47#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
7fbeb642
PE
48
49/* Board Clock */
117029c5 50#define CONFIG_SYS_CLK_FREQ 36000000
684a501e
NI
51#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
52#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
efa4e1b9 53#define CMT_CLK_DIVIDER 32 /* 8 (default), 32, 128 or 512 */
8f0960e8 54#define CONFIG_SH_CMT_CLK_FREQ (CONFIG_SYS_CLK_FREQ / CMT_CLK_DIVIDER)
7fbeb642 55
7fbeb642 56#endif /* __RSK7264_H */