]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/s5pc210_universal.h
board:origen: Enable device tree on Origen
[people/ms/u-boot.git] / include / configs / s5pc210_universal.h
CommitLineData
9e40808c
MK
1/*
2 * Copyright (C) 2010 Samsung Electronics
3 * Minkyu Kang <mk7.kang@samsung.com>
4 *
393cb361 5 * Configuation settings for the SAMSUNG Universal (EXYNOS4210) board.
9e40808c 6 *
1a459660 7 * SPDX-License-Identifier: GPL-2.0+
9e40808c
MK
8 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
13/*
14 * High Level Configuration Options
15 * (easy to change)
16 */
9e40808c
MK
17#define CONFIG_SAMSUNG 1 /* in a SAMSUNG core */
18#define CONFIG_S5P 1 /* which is in a S5P Family */
393cb361 19#define CONFIG_EXYNOS4210 1 /* which is in a EXYNOS4210 */
9e40808c 20#define CONFIG_UNIVERSAL 1 /* working with Universal */
d984b9f8 21#define CONFIG_TIZEN 1 /* TIZEN lib */
9e40808c
MK
22
23#include <asm/arch/cpu.h> /* get chip and board defs */
24
25#define CONFIG_ARCH_CPU_INIT
26#define CONFIG_DISPLAY_CPUINFO
27#define CONFIG_DISPLAY_BOARDINFO
28
29/* Keep L2 Cache Disabled */
e47f2db5 30#define CONFIG_SYS_L2CACHE_OFF 1
9e40808c
MK
31
32#define CONFIG_SYS_SDRAM_BASE 0x40000000
33#define CONFIG_SYS_TEXT_BASE 0x44800000
34
393cb361 35/* input clock of PLL: Universal has 24MHz input clock at EXYNOS4210 */
9e40808c 36#define CONFIG_SYS_CLK_FREQ_C210 24000000
5e46f83c 37#define CONFIG_SYS_CLK_FREQ CONFIG_SYS_CLK_FREQ_C210
9e40808c
MK
38
39#define CONFIG_SETUP_MEMORY_TAGS
40#define CONFIG_CMDLINE_TAG
41#define CONFIG_INITRD_TAG
42#define CONFIG_REVISION_TAG
43#define CONFIG_CMDLINE_EDITING
11a44798
PW
44#define CONFIG_SKIP_LOWLEVEL_INIT
45#define CONFIG_BOARD_EARLY_INIT_F
9e40808c
MK
46
47/* Size of malloc() pool */
48#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (1 << 20))
49
50/* select serial console configuration */
9e40808c
MK
51#define CONFIG_SERIAL2 1 /* use SERIAL 2 */
52#define CONFIG_BAUDRATE 115200
53
54/* MMC */
7d2d58b4
JC
55#define CONFIG_GENERIC_MMC
56#define CONFIG_MMC
57#define CONFIG_SDHCI
58#define CONFIG_S5P_SDHCI
9e40808c 59
aa44a45f
MK
60/* PWM */
61#define CONFIG_PWM 1
62
9e40808c
MK
63/* It should define before config_cmd_default.h */
64#define CONFIG_SYS_NO_FLASH 1
65
66/* Command definition */
67#include <config_cmd_default.h>
68
69#undef CONFIG_CMD_FPGA
70#undef CONFIG_CMD_MISC
71#undef CONFIG_CMD_NET
72#undef CONFIG_CMD_NFS
73#undef CONFIG_CMD_XIMG
74#define CONFIG_CMD_CACHE
75#define CONFIG_CMD_ONENAND
76#define CONFIG_CMD_MTDPARTS
77#define CONFIG_CMD_MMC
78#define CONFIG_CMD_FAT
79
80#define CONFIG_BOOTDELAY 1
81#define CONFIG_ZERO_BOOTDELAY_CHECK
82
83#define CONFIG_MTD_DEVICE
84#define CONFIG_MTD_PARTITIONS
85
86/* Actual modem binary size is 16MiB. Add 2MiB for bad block handling */
87#define MTDIDS_DEFAULT "onenand0=samsung-onenand"
88
89#define MTDPARTS_DEFAULT "mtdparts=samsung-onenand:"\
90 "128k(s-boot)"\
91 ",896k(bootloader)"\
92 ",256k(params)"\
93 ",2816k(config)"\
94 ",8m(csa)"\
95 ",7m(kernel)"\
96 ",1m(log)"\
97 ",12m(modem)"\
98 ",60m(qboot)"\
99 ",-(UBI)\0"
100
101#define NORMAL_MTDPARTS_DEFAULT MTDPARTS_DEFAULT
102
103#define MBRPARTS_DEFAULT "20M(permanent)"\
104 ",20M(boot)"\
105 ",1G(system)"\
106 ",100M(swap)"\
107 ",-(UMS)\0"
108
109#define CONFIG_BOOTARGS "Please use defined boot"
110#define CONFIG_BOOTCOMMAND "run mmcboot"
111#define CONFIG_DEFAULT_CONSOLE "console=ttySAC2,115200n8\0"
112
113#define CONFIG_ENV_UBI_MTD " ubi.mtd=${ubiblock} ubi.mtd=4 ubi.mtd=7"
114#define CONFIG_BOOTBLOCK "10"
115#define CONFIG_UBIBLOCK "9"
116
117#define CONFIG_ENV_UBIFS_OPTION " rootflags=bulk_read,no_chk_data_crc "
118#define CONFIG_ENV_FLASHBOOT CONFIG_ENV_UBI_MTD CONFIG_ENV_UBIFS_OPTION \
119 "${mtdparts}"
120
121#define CONFIG_ENV_COMMON_BOOT "${console} ${meminfo}"
122
123#define CONFIG_ENV_OVERWRITE
124#define CONFIG_SYS_CONSOLE_INFO_QUIET
125#define CONFIG_SYS_CONSOLE_IS_IN_ENV
126
815a6072
PW
127#define CONFIG_ENV_VARS_UBOOT_CONFIG
128#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
129
9e40808c
MK
130#define CONFIG_EXTRA_ENV_SETTINGS \
131 "updateb=" \
132 "onenand erase 0x0 0x100000;" \
133 "onenand write 0x42008000 0x0 0x100000\0" \
134 "updatek=" \
135 "onenand erase 0xc00000 0x500000;" \
136 "onenand write 0x41008000 0xc00000 0x500000\0" \
137 "bootk=" \
138 "run loaduimage; bootm 0x40007FC0\0" \
139 "updatemmc=" \
140 "mmc boot 0 1 1 1; mmc write 0 0x42008000 0 0x200;" \
141 "mmc boot 0 1 1 0\0" \
142 "updatebackup=" \
143 "mmc boot 0 1 1 2; mmc write 0 0x42100000 0 0x200;" \
144 "mmc boot 0 1 1 0\0" \
145 "updatebootb=" \
146 "mmc read 0 0x42100000 0x80 0x200; run updatebackup\0" \
147 "lpj=lpj=3981312\0" \
148 "ubifsboot=" \
149 "set bootargs root=ubi0!rootfs rootfstype=ubifs ${lpj} " \
150 CONFIG_ENV_FLASHBOOT " ${opts} ${lcdinfo} " \
151 CONFIG_ENV_COMMON_BOOT "; run bootk\0" \
152 "tftpboot=" \
153 "set bootargs root=ubi0!rootfs rootfstype=ubifs " \
154 CONFIG_ENV_FLASHBOOT " ${opts} ${lcdinfo} " \
155 CONFIG_ENV_COMMON_BOOT \
156 "; tftp 0x40007FC0 uImage; bootm 0x40007FC0\0" \
157 "nfsboot=" \
158 "set bootargs root=/dev/nfs rw " \
159 "nfsroot=${nfsroot},nolock,tcp " \
160 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
161 "${netmask}:generic:usb0:off " CONFIG_ENV_COMMON_BOOT \
162 "; run bootk\0" \
163 "ramfsboot=" \
164 "set bootargs root=/dev/ram0 rw rootfstype=ext2 " \
165 "${console} ${meminfo} " \
166 "initrd=0x43000000,8M ramdisk=8192\0" \
167 "mmcboot=" \
168 "set bootargs root=/dev/mmcblk${mmcdev}p${mmcrootpart} " \
169 "${lpj} rootwait ${console} ${meminfo} ${opts} ${lcdinfo}; " \
170 "run loaduimage; bootm 0x40007FC0\0" \
171 "bootchart=set opts init=/sbin/bootchartd; run bootcmd\0" \
172 "boottrace=setenv opts initcall_debug; run bootcmd\0" \
173 "mmcoops=mmc read 0 0x40000000 0x40 8; md 0x40000000 0x400\0" \
174 "verify=n\0" \
175 "rootfstype=ext4\0" \
176 "console=" CONFIG_DEFAULT_CONSOLE \
177 "mtdparts=" MTDPARTS_DEFAULT \
178 "mbrparts=" MBRPARTS_DEFAULT \
179 "meminfo=crashkernel=32M@0x50000000\0" \
180 "nfsroot=/nfsroot/arm\0" \
181 "bootblock=" CONFIG_BOOTBLOCK "\0" \
182 "ubiblock=" CONFIG_UBIBLOCK" \0" \
183 "ubi=enabled\0" \
184 "loaduimage=fatload mmc ${mmcdev}:${mmcbootpart} 0x40007FC0 uImage\0" \
185 "mmcdev=0\0" \
186 "mmcbootpart=2\0" \
187 "mmcrootpart=3\0" \
188 "opts=always_resume=1"
189
190/* Miscellaneous configurable options */
191#define CONFIG_SYS_LONGHELP /* undef to save memory */
192#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
9e40808c
MK
193#define CONFIG_SYS_PROMPT "Universal # "
194#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
195#define CONFIG_SYS_PBSIZE 384 /* Print Buffer Size */
196#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
197/* Boot Argument Buffer Size */
198#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
199/* memtest works on */
200#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
201#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x5000000)
202#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x4800000)
203
9e40808c
MK
204/* Universal has 2 banks of DRAM */
205#define CONFIG_NR_DRAM_BANKS 2
206#define PHYS_SDRAM_1 CONFIG_SYS_SDRAM_BASE /* LDDDR2 DMC 0 */
207#define PHYS_SDRAM_1_SIZE (256 << 20) /* 256 MB in CS 0 */
208#define PHYS_SDRAM_2 0x50000000 /* LPDDR2 DMC 1 */
209#define PHYS_SDRAM_2_SIZE (256 << 20) /* 256 MB in CS 0 */
210
211#define CONFIG_SYS_MEM_TOP_HIDE (1 << 20) /* ram console */
212
213#define CONFIG_SYS_MONITOR_BASE 0x00000000
214#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
215
216#define CONFIG_USE_ONENAND_BOARD_INIT
a08a649d 217#define CONFIG_SAMSUNG_ONENAND
9e40808c
MK
218#define CONFIG_SYS_ONENAND_BASE 0x0C000000
219
220#define CONFIG_ENV_IS_IN_MMC 1
221#define CONFIG_SYS_MMC_ENV_DEV 0
222#define CONFIG_ENV_SIZE 4096
223#define CONFIG_ENV_OFFSET ((32 - 4) << 10)/* 32KiB - 4KiB */
224
225#define CONFIG_DOS_PARTITION 1
226
227#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - GENERATED_GBL_DATA_SIZE)
228
0aa597d1
ŁM
229#define CONFIG_SYS_CACHELINE_SIZE 32
230
2427f5d5
ŁM
231#include <asm/arch/gpio.h>
232/*
233 * I2C Settings
234 */
8475c869
PM
235#define CONFIG_SOFT_I2C_GPIO_SCL exynos4_gpio_get(1, b, 7)
236#define CONFIG_SOFT_I2C_GPIO_SDA exynos4_gpio_get(1, b, 6)
2427f5d5 237
ea818dbb
HS
238#define CONFIG_SYS_I2C
239#define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
240#define CONFIG_SYS_I2C_SOFT_SPEED 50000
241#define CONFIG_SYS_I2C_SOFT_SLAVE 0
2427f5d5 242#define CONFIG_SOFT_I2C_READ_REPEATED_START
2427f5d5
ŁM
243#define CONFIG_I2C_MULTI_BUS
244#define CONFIG_SYS_MAX_I2C_BUS 7
245
be3b51aa
ŁM
246#define CONFIG_POWER
247#define CONFIG_POWER_I2C
248#define CONFIG_POWER_MAX8998
2427f5d5 249
ddc7e541
ŁM
250#define CONFIG_USB_GADGET
251#define CONFIG_USB_GADGET_S3C_UDC_OTG
252#define CONFIG_USB_GADGET_DUALSPEED
253
ff0fedd5
PW
254/*
255 * SPI Settings
256 */
257#define CONFIG_SOFT_SPI
258#define CONFIG_SOFT_SPI_MODE SPI_MODE_3
8475c869
PM
259#define CONFIG_SOFT_SPI_GPIO_SCLK exynos4_gpio_get(2, y3, 1)
260#define CONFIG_SOFT_SPI_GPIO_MOSI exynos4_gpio_get(2, y3, 3)
261#define CONFIG_SOFT_SPI_GPIO_MISO exynos4_gpio_get(2, y3, 0)
262#define CONFIG_SOFT_SPI_GPIO_CS exynos4_gpio_get(2, y4, 3)
ff0fedd5
PW
263
264#define SPI_DELAY udelay(1)
265#undef SPI_INIT
266#define SPI_SCL(bit) universal_spi_scl(bit)
267#define SPI_SDA(bit) universal_spi_sda(bit)
268#define SPI_READ universal_spi_read()
269#ifndef __ASSEMBLY__
270void universal_spi_scl(int bit);
271void universal_spi_sda(int bit);
272int universal_spi_read(void);
273#endif
274
679549d1
PM
275/* Common misc for Samsung */
276#define CONFIG_MISC_COMMON
277
278#define CONFIG_MISC_INIT_R
279
82b0a055
PM
280/* Download menu - Samsung common */
281#define CONFIG_LCD_MENU
282#define CONFIG_LCD_MENU_BOARD
283
284/* Download menu - definitions for check keys */
285#ifndef __ASSEMBLY__
286#include <power/max8998_pmic.h>
287
288#define KEY_PWR_PMIC_NAME "MAX8998_PMIC"
289#define KEY_PWR_STATUS_REG MAX8998_REG_STATUS1
290#define KEY_PWR_STATUS_MASK (1 << 7)
291#define KEY_PWR_INTERRUPT_REG MAX8998_REG_IRQ1
292#define KEY_PWR_INTERRUPT_MASK (1 << 7)
293
294#define KEY_VOL_UP_GPIO exynos4_gpio_get(2, x2, 0)
295#define KEY_VOL_DOWN_GPIO exynos4_gpio_get(2, x2, 1)
296#endif /* __ASSEMBLY__ */
297
298/* LCD console */
299#define LCD_BPP LCD_COLOR16
300#define CONFIG_SYS_WHITE_ON_BLACK
301
d984b9f8
PW
302/*
303 * LCD Settings
304 */
305#define CONFIG_EXYNOS_FB
306#define CONFIG_LCD
307#define CONFIG_CMD_BMP
2df21cb3 308#define CONFIG_BMP_16BPP
d984b9f8
PW
309#define CONFIG_LD9040
310#define CONFIG_EXYNOS_MIPI_DSIM
311#define CONFIG_VIDEO_BMP_GZIP
903afe18 312#define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE ((500 * 160 * 4) + 54)
d984b9f8 313
9e40808c 314#endif /* __CONFIG_H */