]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/smdk2410.h
Add GPL-2.0+ SPDX-License-Identifier to source files
[people/ms/u-boot.git] / include / configs / smdk2410.h
CommitLineData
81a8824f
WD
1/*
2 * (C) Copyright 2002
3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
792a09eb 5 * Gary Jennejohn <garyj@denx.de>
81a8824f
WD
6 * David Mueller <d.mueller@elsoft.ch>
7 *
8 * Configuation settings for the SAMSUNG SMDK2410 board.
9 *
1a459660 10 * SPDX-License-Identifier: GPL-2.0+
81a8824f
WD
11 */
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
15
81a8824f
WD
16/*
17 * High Level Configuration Options
18 * (easy to change)
19 */
d0b375f6
DMEA
20#define CONFIG_ARM920T /* This is an ARM920T Core */
21#define CONFIG_S3C24X0 /* in a SAMSUNG S3C24x0-type SoC */
22#define CONFIG_S3C2410 /* specifically a SAMSUNG S3C2410 SoC */
23#define CONFIG_SMDK2410 /* on a SAMSUNG SMDK2410 Board */
81a8824f 24
4479fc5b
DMEA
25#define CONFIG_SYS_TEXT_BASE 0x0
26
d0b375f6 27#define CONFIG_SYS_ARM_CACHE_WRITETHROUGH
81a8824f 28
d0b375f6
DMEA
29/* input clock of PLL (the SMDK2410 has 12MHz input clock) */
30#define CONFIG_SYS_CLK_FREQ 12000000
81a8824f 31
d0b375f6
DMEA
32#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
33#define CONFIG_SETUP_MEMORY_TAGS
34#define CONFIG_INITRD_TAG
81a8824f
WD
35
36/*
37 * Hardware drivers
38 */
b1c0eaac
BW
39#define CONFIG_CS8900 /* we have a CS8900 on-board */
40#define CONFIG_CS8900_BASE 0x19000300
41#define CONFIG_CS8900_BUS16 /* the Linux driver does accesses as shorts */
81a8824f
WD
42
43/*
44 * select serial console configuration
45 */
300f99f4 46#define CONFIG_S3C24X0_SERIAL
d0b375f6
DMEA
47#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on SMDK2410 */
48
49/************************************************************
50 * USB support (currently only works with D-cache off)
51 ************************************************************/
52#define CONFIG_USB_OHCI
fb24ffc0 53#define CONFIG_USB_OHCI_S3C24XX
d0b375f6
DMEA
54#define CONFIG_USB_KEYBOARD
55#define CONFIG_USB_STORAGE
56#define CONFIG_DOS_PARTITION
81a8824f 57
48b42616
WD
58/************************************************************
59 * RTC
60 ************************************************************/
d0b375f6 61#define CONFIG_RTC_S3C24X0
48b42616 62
81a8824f
WD
63
64#define CONFIG_BAUDRATE 115200
65
079a136c
JL
66/*
67 * BOOTP options
68 */
69#define CONFIG_BOOTP_BOOTFILESIZE
70#define CONFIG_BOOTP_BOOTPATH
71#define CONFIG_BOOTP_GATEWAY
72#define CONFIG_BOOTP_HOSTNAME
73
46da1e96
JL
74/*
75 * Command line configuration.
76 */
77#include <config_cmd_default.h>
78
d0b375f6 79#define CONFIG_CMD_BSP
46da1e96 80#define CONFIG_CMD_CACHE
46da1e96 81#define CONFIG_CMD_DATE
d0b375f6 82#define CONFIG_CMD_DHCP
46da1e96 83#define CONFIG_CMD_ELF
d0b375f6
DMEA
84#define CONFIG_CMD_NAND
85#define CONFIG_CMD_PING
86#define CONFIG_CMD_REGINFO
87#define CONFIG_CMD_USB
88
89#define CONFIG_SYS_HUSH_PARSER
d0b375f6
DMEA
90#define CONFIG_CMDLINE_EDITING
91
92/* autoboot */
93#define CONFIG_BOOTDELAY 5
94#define CONFIG_BOOT_RETRY_TIME -1
95#define CONFIG_RESET_TO_RETRY
96#define CONFIG_ZERO_BOOTDELAY_CHECK
97
98#define CONFIG_NETMASK 255.255.255.0
81a8824f
WD
99#define CONFIG_IPADDR 10.0.0.110
100#define CONFIG_SERVERIP 10.0.0.1
81a8824f 101
46da1e96 102#if defined(CONFIG_CMD_KGDB)
d0b375f6 103#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
81a8824f 104/* what's this ? it's not used anywhere */
d0b375f6 105#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
81a8824f
WD
106#endif
107
108/*
109 * Miscellaneous configurable options
110 */
d0b375f6
DMEA
111#define CONFIG_SYS_LONGHELP /* undef to save memory */
112#define CONFIG_SYS_PROMPT "SMDK2410 # "
113#define CONFIG_SYS_CBSIZE 256
114/* Print Buffer Size */
115#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
116 sizeof(CONFIG_SYS_PROMPT)+16)
117#define CONFIG_SYS_MAXARGS 16
118#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
119
3d3206f1 120#define CONFIG_DISPLAY_CPUINFO /* Display cpu info */
81a8824f 121
d0b375f6
DMEA
122#define CONFIG_SYS_MEMTEST_START 0x30000000 /* memtest works on */
123#define CONFIG_SYS_MEMTEST_END 0x33F00000 /* 63 MB in DRAM */
81a8824f 124
d0b375f6 125#define CONFIG_SYS_LOAD_ADDR 0x30800000
81a8824f 126
d0b375f6 127#define CONFIG_SYS_HZ 1000
81a8824f 128
d0b375f6
DMEA
129/* support additional compression methods */
130#define CONFIG_BZIP2
131#define CONFIG_LZO
132#define CONFIG_LZMA
133
81a8824f
WD
134/*-----------------------------------------------------------------------
135 * Physical Memory Map
136 */
d0b375f6 137#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
81a8824f
WD
138#define PHYS_SDRAM_1 0x30000000 /* SDRAM Bank #1 */
139#define PHYS_SDRAM_1_SIZE 0x04000000 /* 64 MB */
140
d0b375f6 141#define PHYS_FLASH_1 0x00000000 /* Flash Bank #0 */
81a8824f 142
a5ec7f64 143#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
81a8824f
WD
144
145/*-----------------------------------------------------------------------
146 * FLASH and environment organization
147 */
148
a5ec7f64
DMEA
149#define CONFIG_SYS_FLASH_CFI
150#define CONFIG_FLASH_CFI_DRIVER
151#define CONFIG_FLASH_CFI_LEGACY
152#define CONFIG_SYS_FLASH_LEGACY_512Kx16
153#define CONFIG_FLASH_SHOW_PROGRESS 45
81a8824f 154
a5ec7f64 155#define CONFIG_SYS_MAX_FLASH_BANKS 1
d0b375f6 156#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
a5ec7f64 157#define CONFIG_SYS_MAX_FLASH_SECT (19)
81a8824f 158
d0b375f6
DMEA
159#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x070000)
160#define CONFIG_ENV_IS_IN_FLASH
161#define CONFIG_ENV_SIZE 0x10000
162/* allow to overwrite serial and ethaddr */
163#define CONFIG_ENV_OVERWRITE
164
165/*
166 * Size of malloc() pool
167 * BZIP2 / LZO / LZMA need a lot of RAM
168 */
169#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
81a8824f 170
a5ec7f64
DMEA
171#define CONFIG_SYS_MONITOR_LEN (448 * 1024)
172#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
173
d0b375f6
DMEA
174/*
175 * NAND configuration
176 */
177#ifdef CONFIG_CMD_NAND
178#define CONFIG_NAND_S3C2410
179#define CONFIG_SYS_S3C2410_NAND_HWECC
180#define CONFIG_SYS_MAX_NAND_DEVICE 1
d0b375f6
DMEA
181#define CONFIG_SYS_NAND_BASE 0x4E000000
182#endif
183
184/*
185 * File system
186 */
187#define CONFIG_CMD_FAT
188#define CONFIG_CMD_EXT2
189#define CONFIG_CMD_UBI
190#define CONFIG_CMD_UBIFS
191#define CONFIG_CMD_MTDPARTS
192#define CONFIG_MTD_DEVICE
193#define CONFIG_MTD_PARTITIONS
194#define CONFIG_YAFFS2
195#define CONFIG_RBTREE
196
b9f15902
DMEA
197/* additions for new relocation code, must be added to all boards */
198#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
199#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - \
200 GENERATED_GBL_DATA_SIZE)
201
d0b375f6 202#define CONFIG_BOARD_EARLY_INIT_F
b9f15902 203
d0b375f6 204#endif /* __CONFIG_H */