]>
Commit | Line | Data |
---|---|---|
81a8824f WD |
1 | /* |
2 | * (C) Copyright 2002 | |
3 | * Sysgo Real-Time Solutions, GmbH <www.elinos.com> | |
4 | * Marius Groeger <mgroeger@sysgo.de> | |
792a09eb | 5 | * Gary Jennejohn <garyj@denx.de> |
81a8824f WD |
6 | * David Mueller <d.mueller@elsoft.ch> |
7 | * | |
8 | * Configuation settings for the SAMSUNG SMDK2410 board. | |
9 | * | |
1a459660 | 10 | * SPDX-License-Identifier: GPL-2.0+ |
81a8824f WD |
11 | */ |
12 | ||
13 | #ifndef __CONFIG_H | |
14 | #define __CONFIG_H | |
15 | ||
81a8824f WD |
16 | /* |
17 | * High Level Configuration Options | |
18 | * (easy to change) | |
19 | */ | |
f2168440 | 20 | #define CONFIG_S3C24X0 /* This is a SAMSUNG S3C24x0-type SoC */ |
d0b375f6 DMEA |
21 | #define CONFIG_S3C2410 /* specifically a SAMSUNG S3C2410 SoC */ |
22 | #define CONFIG_SMDK2410 /* on a SAMSUNG SMDK2410 Board */ | |
81a8824f | 23 | |
4479fc5b DMEA |
24 | #define CONFIG_SYS_TEXT_BASE 0x0 |
25 | ||
d0b375f6 | 26 | #define CONFIG_SYS_ARM_CACHE_WRITETHROUGH |
81a8824f | 27 | |
d0b375f6 DMEA |
28 | /* input clock of PLL (the SMDK2410 has 12MHz input clock) */ |
29 | #define CONFIG_SYS_CLK_FREQ 12000000 | |
81a8824f | 30 | |
d0b375f6 DMEA |
31 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ |
32 | #define CONFIG_SETUP_MEMORY_TAGS | |
33 | #define CONFIG_INITRD_TAG | |
81a8824f WD |
34 | |
35 | /* | |
36 | * Hardware drivers | |
37 | */ | |
b1c0eaac BW |
38 | #define CONFIG_CS8900 /* we have a CS8900 on-board */ |
39 | #define CONFIG_CS8900_BASE 0x19000300 | |
40 | #define CONFIG_CS8900_BUS16 /* the Linux driver does accesses as shorts */ | |
81a8824f WD |
41 | |
42 | /* | |
43 | * select serial console configuration | |
44 | */ | |
300f99f4 | 45 | #define CONFIG_S3C24X0_SERIAL |
d0b375f6 DMEA |
46 | #define CONFIG_SERIAL1 1 /* we use SERIAL 1 on SMDK2410 */ |
47 | ||
48 | /************************************************************ | |
49 | * USB support (currently only works with D-cache off) | |
50 | ************************************************************/ | |
51 | #define CONFIG_USB_OHCI | |
fb24ffc0 | 52 | #define CONFIG_USB_OHCI_S3C24XX |
d0b375f6 | 53 | #define CONFIG_USB_KEYBOARD |
d0b375f6 | 54 | #define CONFIG_DOS_PARTITION |
81a8824f | 55 | |
48b42616 WD |
56 | /************************************************************ |
57 | * RTC | |
58 | ************************************************************/ | |
d0b375f6 | 59 | #define CONFIG_RTC_S3C24X0 |
48b42616 | 60 | |
81a8824f WD |
61 | #define CONFIG_BAUDRATE 115200 |
62 | ||
079a136c JL |
63 | /* |
64 | * BOOTP options | |
65 | */ | |
66 | #define CONFIG_BOOTP_BOOTFILESIZE | |
67 | #define CONFIG_BOOTP_BOOTPATH | |
68 | #define CONFIG_BOOTP_GATEWAY | |
69 | #define CONFIG_BOOTP_HOSTNAME | |
70 | ||
46da1e96 JL |
71 | /* |
72 | * Command line configuration. | |
73 | */ | |
d0b375f6 | 74 | #define CONFIG_CMD_BSP |
46da1e96 | 75 | #define CONFIG_CMD_DATE |
d0b375f6 | 76 | #define CONFIG_CMD_NAND |
d0b375f6 | 77 | #define CONFIG_CMD_REGINFO |
d0b375f6 | 78 | |
d0b375f6 DMEA |
79 | #define CONFIG_CMDLINE_EDITING |
80 | ||
81 | /* autoboot */ | |
d0b375f6 DMEA |
82 | #define CONFIG_BOOT_RETRY_TIME -1 |
83 | #define CONFIG_RESET_TO_RETRY | |
d0b375f6 DMEA |
84 | |
85 | #define CONFIG_NETMASK 255.255.255.0 | |
81a8824f WD |
86 | #define CONFIG_IPADDR 10.0.0.110 |
87 | #define CONFIG_SERVERIP 10.0.0.1 | |
81a8824f | 88 | |
46da1e96 | 89 | #if defined(CONFIG_CMD_KGDB) |
d0b375f6 | 90 | #define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */ |
81a8824f WD |
91 | #endif |
92 | ||
93 | /* | |
94 | * Miscellaneous configurable options | |
95 | */ | |
d0b375f6 | 96 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
d0b375f6 DMEA |
97 | #define CONFIG_SYS_CBSIZE 256 |
98 | /* Print Buffer Size */ | |
99 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
100 | sizeof(CONFIG_SYS_PROMPT)+16) | |
101 | #define CONFIG_SYS_MAXARGS 16 | |
102 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
103 | ||
3d3206f1 | 104 | #define CONFIG_DISPLAY_CPUINFO /* Display cpu info */ |
81a8824f | 105 | |
d0b375f6 DMEA |
106 | #define CONFIG_SYS_MEMTEST_START 0x30000000 /* memtest works on */ |
107 | #define CONFIG_SYS_MEMTEST_END 0x33F00000 /* 63 MB in DRAM */ | |
81a8824f | 108 | |
d0b375f6 | 109 | #define CONFIG_SYS_LOAD_ADDR 0x30800000 |
81a8824f | 110 | |
d0b375f6 DMEA |
111 | /* support additional compression methods */ |
112 | #define CONFIG_BZIP2 | |
113 | #define CONFIG_LZO | |
114 | #define CONFIG_LZMA | |
115 | ||
81a8824f WD |
116 | /*----------------------------------------------------------------------- |
117 | * Physical Memory Map | |
118 | */ | |
d0b375f6 | 119 | #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */ |
81a8824f WD |
120 | #define PHYS_SDRAM_1 0x30000000 /* SDRAM Bank #1 */ |
121 | #define PHYS_SDRAM_1_SIZE 0x04000000 /* 64 MB */ | |
122 | ||
d0b375f6 | 123 | #define PHYS_FLASH_1 0x00000000 /* Flash Bank #0 */ |
81a8824f | 124 | |
a5ec7f64 | 125 | #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 |
81a8824f WD |
126 | |
127 | /*----------------------------------------------------------------------- | |
128 | * FLASH and environment organization | |
129 | */ | |
130 | ||
a5ec7f64 DMEA |
131 | #define CONFIG_SYS_FLASH_CFI |
132 | #define CONFIG_FLASH_CFI_DRIVER | |
133 | #define CONFIG_FLASH_CFI_LEGACY | |
134 | #define CONFIG_SYS_FLASH_LEGACY_512Kx16 | |
135 | #define CONFIG_FLASH_SHOW_PROGRESS 45 | |
81a8824f | 136 | |
a5ec7f64 | 137 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 |
d0b375f6 | 138 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } |
a5ec7f64 | 139 | #define CONFIG_SYS_MAX_FLASH_SECT (19) |
81a8824f | 140 | |
d0b375f6 DMEA |
141 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x070000) |
142 | #define CONFIG_ENV_IS_IN_FLASH | |
143 | #define CONFIG_ENV_SIZE 0x10000 | |
144 | /* allow to overwrite serial and ethaddr */ | |
145 | #define CONFIG_ENV_OVERWRITE | |
146 | ||
147 | /* | |
148 | * Size of malloc() pool | |
149 | * BZIP2 / LZO / LZMA need a lot of RAM | |
150 | */ | |
151 | #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024) | |
81a8824f | 152 | |
a5ec7f64 DMEA |
153 | #define CONFIG_SYS_MONITOR_LEN (448 * 1024) |
154 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE | |
155 | ||
d0b375f6 DMEA |
156 | /* |
157 | * NAND configuration | |
158 | */ | |
159 | #ifdef CONFIG_CMD_NAND | |
160 | #define CONFIG_NAND_S3C2410 | |
161 | #define CONFIG_SYS_S3C2410_NAND_HWECC | |
162 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
d0b375f6 DMEA |
163 | #define CONFIG_SYS_NAND_BASE 0x4E000000 |
164 | #endif | |
165 | ||
166 | /* | |
167 | * File system | |
168 | */ | |
d0b375f6 DMEA |
169 | #define CONFIG_CMD_UBIFS |
170 | #define CONFIG_CMD_MTDPARTS | |
171 | #define CONFIG_MTD_DEVICE | |
172 | #define CONFIG_MTD_PARTITIONS | |
173 | #define CONFIG_YAFFS2 | |
174 | #define CONFIG_RBTREE | |
175 | ||
b9f15902 DMEA |
176 | /* additions for new relocation code, must be added to all boards */ |
177 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
178 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - \ | |
179 | GENERATED_GBL_DATA_SIZE) | |
180 | ||
d0b375f6 | 181 | #define CONFIG_BOARD_EARLY_INIT_F |
b9f15902 | 182 | |
d0b375f6 | 183 | #endif /* __CONFIG_H */ |