]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/spear-common.h
configs: Finish migration of PHY_GIGE
[people/ms/u-boot.git] / include / configs / spear-common.h
CommitLineData
566c9c16
VK
1/*
2 * (C) Copyright 2009
3 * Vipin Kumar, STMicroelectronics, <vipin.kumar@st.com>
4 *
1a459660 5 * SPDX-License-Identifier: GPL-2.0+
566c9c16
VK
6 */
7
8#ifndef _SPEAR_COMMON_H
9#define _SPEAR_COMMON_H
10/*
11 * Common configurations used for both spear3xx as well as spear6xx
12 */
13
a187559e 14/* U-Boot Load Address */
f273e5b2
VK
15#define CONFIG_SYS_TEXT_BASE 0x00700000
16
deb00562
VK
17/* Ethernet driver configuration */
18#define CONFIG_MII
deb00562
VK
19#define CONFIG_PHY_RESET_DELAY 10000 /* in usec */
20
566c9c16 21/* USBD driver configuration */
b884236e 22#if defined(CONFIG_SPEAR_USBTTY)
2721551a 23#define CONFIG_DW_UDC
566c9c16 24#define CONFIG_USB_DEVICE
50726684 25#define CONFIG_USBD_HS
566c9c16
VK
26#define CONFIG_USB_TTY
27
28#define CONFIG_USBD_PRODUCT_NAME "SPEAr SoC"
29#define CONFIG_USBD_MANUFACTURER "ST Microelectronics"
30
b884236e
VK
31#endif
32
566c9c16
VK
33#define CONFIG_EXTRA_ENV_USBTTY "usbtty=cdc_acm\0"
34
35/* I2C driver configuration */
678398b1 36#define CONFIG_SYS_I2C
f93f589c
AB
37#if defined(CONFIG_SPEAR600)
38#define CONFIG_SYS_I2C_BASE 0xD0200000
39#elif defined(CONFIG_SPEAR300)
40#define CONFIG_SYS_I2C_BASE 0xD0180000
41#elif defined(CONFIG_SPEAR310)
42#define CONFIG_SYS_I2C_BASE 0xD0180000
43#elif defined(CONFIG_SPEAR320)
44#define CONFIG_SYS_I2C_BASE 0xD0180000
45#endif
566c9c16
VK
46#define CONFIG_SYS_I2C_SPEED 400000
47#define CONFIG_SYS_I2C_SLAVE 0x02
48
49#define CONFIG_I2C_CHIPADDRESS 0x50
50
51/* Timer, HZ specific defines */
566c9c16
VK
52
53/* Flash configuration */
54#if defined(CONFIG_FLASH_PNOR)
9b382b43 55#define CONFIG_SPEAR_EMI
566c9c16 56#else
f3fcf92d 57#define CONFIG_ST_SMI
566c9c16
VK
58#endif
59
f3fcf92d 60#if defined(CONFIG_ST_SMI)
566c9c16
VK
61
62#define CONFIG_SYS_MAX_FLASH_BANKS 2
bc0bdf4c
AV
63#define CONFIG_SYS_FLASH_BASE 0xF8000000
64#define CONFIG_SYS_CS1_FLASH_BASE 0xF9000000
65#define CONFIG_SYS_FLASH_BANK_SIZE 0x01000000
566c9c16
VK
66#define CONFIG_SYS_FLASH_ADDR_BASE {CONFIG_SYS_FLASH_BASE, \
67 CONFIG_SYS_CS1_FLASH_BASE}
68#define CONFIG_SYS_MAX_FLASH_SECT 128
69
566c9c16
VK
70#define CONFIG_SYS_FLASH_ERASE_TOUT (3 * CONFIG_SYS_HZ)
71#define CONFIG_SYS_FLASH_WRITE_TOUT (3 * CONFIG_SYS_HZ)
72
73#endif
74
75/*
76 * Serial Configuration (PL011)
77 * CONFIG_PL01x_PORTS is defined in specific files
78 */
79#define CONFIG_PL011_SERIAL
80#define CONFIG_PL011_CLOCK (48 * 1000 * 1000)
81#define CONFIG_CONS_INDEX 0
566c9c16
VK
82#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, \
83 57600, 115200 }
84
85#define CONFIG_SYS_LOADS_BAUD_CHANGE
86
87/* NAND FLASH Configuration */
1fa943b9 88#define CONFIG_SYS_NAND_SELF_INIT
a39fcfb2
SH
89#define CONFIG_MTD_DEVICE
90#define CONFIG_MTD_PARTITIONS
1fa943b9 91#define CONFIG_NAND_FSMC
566c9c16 92#define CONFIG_SYS_MAX_NAND_DEVICE 1
bc912e78 93#define CONFIG_SYS_NAND_ONFI_DETECTION
566c9c16
VK
94
95/*
96 * Command support defines
97 */
566c9c16
VK
98#define CONFIG_CMD_SAVES
99
566c9c16
VK
100/*
101 * Default Environment Varible definitions
102 */
566c9c16
VK
103#define CONFIG_ENV_OVERWRITE
104
105/*
106 * U-Boot Environment placing definitions.
107 */
108#if defined(CONFIG_ENV_IS_IN_FLASH)
f3fcf92d 109#ifdef CONFIG_ST_SMI
566c9c16
VK
110/*
111 * Environment is in serial NOR flash
112 */
113#define CONFIG_SYS_MONITOR_LEN 0x00040000
114#define CONFIG_ENV_SECT_SIZE 0x00010000
1b7935cd 115#define CONFIG_FSMTDBLK "/dev/mtdblock3 "
566c9c16
VK
116
117#define CONFIG_BOOTCOMMAND "bootm 0xf8050000"
118
119#elif defined(CONFIG_SPEAR_EMI)
120/*
121 * Environment is in parallel NOR flash
122 */
123#define CONFIG_SYS_MONITOR_LEN 0x00060000
124#define CONFIG_ENV_SECT_SIZE 0x00020000
125#define CONFIG_FSMTDBLK "/dev/mtdblock3 "
126
127#define CONFIG_BOOTCOMMAND "cp.b 0x50080000 0x1600000 " \
128 "0x4C0000; bootm 0x1600000"
129#endif
130
0296f159 131#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + \
566c9c16
VK
132 CONFIG_SYS_MONITOR_LEN)
133#elif defined(CONFIG_ENV_IS_IN_NAND)
134/*
135 * Environment is in NAND
136 */
137
138#define CONFIG_ENV_OFFSET 0x60000
139#define CONFIG_ENV_RANGE 0x10000
1b7935cd 140#define CONFIG_FSMTDBLK "/dev/mtdblock7 "
566c9c16
VK
141
142#define CONFIG_BOOTCOMMAND "nand read.jffs2 0x1600000 " \
143 "0x80000 0x4C0000; " \
144 "bootm 0x1600000"
145#endif
146
1b7935cd
VK
147#define CONFIG_BOOTARGS "console=ttyAMA0,115200 " \
148 "mem=128M " \
566c9c16
VK
149 "root="CONFIG_FSMTDBLK \
150 "rootfstype=jffs2"
151
1b7935cd
VK
152#define CONFIG_NFSBOOTCOMMAND \
153 "bootp; " \
154 "setenv bootargs root=/dev/nfs rw " \
155 "nfsroot=$(serverip):$(rootpath) " \
156 "ip=$(ipaddr):$(serverip):$(gatewayip):" \
157 "$(netmask):$(hostname):$(netdev):off " \
158 "console=ttyAMA0,115200 $(othbootargs);" \
159 "bootm; "
160
161#define CONFIG_RAMBOOTCOMMAND \
162 "setenv bootargs root=/dev/ram rw " \
163 "console=ttyAMA0,115200 $(othbootargs);" \
164 CONFIG_BOOTCOMMAND
165
566c9c16 166#define CONFIG_ENV_SIZE 0x02000
0296f159 167#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
566c9c16
VK
168
169/* Miscellaneous configurable options */
962d026b 170#define CONFIG_ARCH_CPU_INIT
566c9c16 171#define CONFIG_BOOT_PARAMS_ADDR 0x00000100
9b382b43
AV
172#define CONFIG_CMDLINE_TAG
173#define CONFIG_SETUP_MEMORY_TAGS
174#define CONFIG_MISC_INIT_R
566c9c16
VK
175
176#define CONFIG_SYS_MEMTEST_START 0x00800000
177#define CONFIG_SYS_MEMTEST_END 0x04000000
178#define CONFIG_SYS_MALLOC_LEN (1024*1024)
566c9c16 179#define CONFIG_SYS_LONGHELP
566c9c16
VK
180#define CONFIG_CMDLINE_EDITING
181#define CONFIG_SYS_CBSIZE 256
182#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
183 sizeof(CONFIG_SYS_PROMPT) + 16)
184#define CONFIG_SYS_MAXARGS 16
185#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
186#define CONFIG_SYS_LOAD_ADDR 0x00800000
566c9c16 187
cc4b5a34
VK
188#define CONFIG_SYS_FLASH_EMPTY_INFO
189
566c9c16
VK
190/* Physical Memory Map */
191#define CONFIG_NR_DRAM_BANKS 1
192#define PHYS_SDRAM_1 0x00000000
193#define PHYS_SDRAM_1_MAXSIZE 0x40000000
194
a39fcfb2
SH
195#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
196#define CONFIG_SYS_INIT_RAM_ADDR 0xD2800000
197#define CONFIG_SYS_INIT_RAM_SIZE 0x2000
198
199#define CONFIG_SYS_INIT_SP_OFFSET \
200 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
201
202#define CONFIG_SYS_INIT_SP_ADDR \
203 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
204
566c9c16 205#endif