]>
Commit | Line | Data |
---|---|---|
05d492a3 SM |
1 | /* |
2 | * Copyright (C) 2014 Soeren Moch <smoch@web.de> | |
3 | * | |
4 | * Configuration settings for the TBS2910 MatrixARM board. | |
5 | * | |
6 | * SPDX-License-Identifier: GPL-2.0+ | |
7 | */ | |
8 | ||
9 | #ifndef __TBS2910_CONFIG_H | |
10 | #define __TBS2910_CONFIG_H | |
11 | ||
12 | #include "mx6_common.h" | |
05d492a3 SM |
13 | |
14 | /* General configuration */ | |
05d492a3 SM |
15 | #define CONFIG_SYS_THUMB_BUILD |
16 | ||
17 | #define CONFIG_MACH_TYPE 3980 | |
18 | ||
05d492a3 SM |
19 | #define CONFIG_SYS_HZ 1000 |
20 | ||
1368f993 | 21 | #define CONFIG_IMX_THERMAL |
fbd18aa6 | 22 | |
05d492a3 SM |
23 | /* Physical Memory Map */ |
24 | #define CONFIG_NR_DRAM_BANKS 1 | |
25 | #define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR | |
26 | ||
27 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
28 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
29 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
30 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
31 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
32 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
33 | ||
34 | #define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024) | |
35 | ||
36 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE | |
37 | #define CONFIG_SYS_MEMTEST_END \ | |
38 | (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024) | |
39 | ||
29138c6f | 40 | #define CONFIG_SYS_BOOTMAPSZ 0x10000000 |
05d492a3 SM |
41 | |
42 | /* Serial console */ | |
43 | #define CONFIG_MXC_UART | |
44 | #define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */ | |
45 | #define CONFIG_BAUDRATE 115200 | |
46 | ||
05d492a3 | 47 | #define CONFIG_CONS_INDEX 1 |
b31fb4b9 | 48 | |
05d492a3 | 49 | /* *** Command definition *** */ |
05d492a3 | 50 | #define CONFIG_CMD_BMODE |
43a1be42 | 51 | #define CONFIG_CMD_PART |
05d492a3 SM |
52 | |
53 | /* Filesystems / image support */ | |
05d492a3 | 54 | #define CONFIG_EFI_PARTITION |
43a1be42 | 55 | #define CONFIG_PARTITION_UUIDS |
05d492a3 SM |
56 | |
57 | /* MMC */ | |
05d492a3 SM |
58 | #define CONFIG_SYS_FSL_USDHC_NUM 3 |
59 | #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR | |
9927d60f | 60 | #define CONFIG_SUPPORT_EMMC_BOOT |
05d492a3 SM |
61 | |
62 | /* Ethernet */ | |
63 | #define CONFIG_FEC_MXC | |
05d492a3 SM |
64 | #define CONFIG_FEC_MXC |
65 | #define CONFIG_MII | |
66 | #define IMX_FEC_BASE ENET_BASE_ADDR | |
67 | #define CONFIG_FEC_XCV_TYPE RGMII | |
68 | #define CONFIG_ETHPRIME "FEC" | |
69 | #define CONFIG_FEC_MXC_PHYADDR 4 | |
70 | #define CONFIG_PHYLIB | |
71 | #define CONFIG_PHY_ATHEROS | |
72 | ||
73 | /* Framebuffer */ | |
05d492a3 SM |
74 | #ifdef CONFIG_VIDEO |
75 | #define CONFIG_VIDEO_IPUV3 | |
76 | #define CONFIG_IPUV3_CLK 260000000 | |
05d492a3 SM |
77 | #define CONFIG_VIDEO_BMP_RLE8 |
78 | #define CONFIG_IMX_HDMI | |
79 | #define CONFIG_IMX_VIDEO_SKIP | |
80 | #define CONFIG_CMD_HDMIDETECT | |
81 | #endif | |
82 | ||
83 | /* PCI */ | |
84 | #define CONFIG_CMD_PCI | |
85 | #ifdef CONFIG_CMD_PCI | |
05d492a3 SM |
86 | #define CONFIG_PCI_SCAN_SHOW |
87 | #define CONFIG_PCIE_IMX | |
88 | #define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12) | |
89 | #endif | |
90 | ||
91 | /* SATA */ | |
92 | #define CONFIG_CMD_SATA | |
93 | #ifdef CONFIG_CMD_SATA | |
94 | #define CONFIG_DWC_AHSATA | |
95 | #define CONFIG_SYS_SATA_MAX_DEVICE 1 | |
96 | #define CONFIG_DWC_AHSATA_PORT_ID 0 | |
97 | #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR | |
98 | #define CONFIG_LBA48 | |
99 | #define CONFIG_LIBATA | |
100 | #endif | |
101 | ||
102 | /* USB */ | |
05d492a3 SM |
103 | #ifdef CONFIG_CMD_USB |
104 | #define CONFIG_USB_EHCI | |
105 | #define CONFIG_USB_EHCI_MX6 | |
106 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 | |
d896276d | 107 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET |
05d492a3 | 108 | #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) |
6628aa57 | 109 | #ifdef CONFIG_CMD_USB_MASS_STORAGE |
6628aa57 | 110 | #define CONFIG_USBD_HS |
01acd6ab | 111 | #define CONFIG_USB_FUNCTION_MASS_STORAGE |
6628aa57 | 112 | #endif /* CONFIG_CMD_USB_MASS_STORAGE */ |
05d492a3 | 113 | #ifdef CONFIG_USB_KEYBOARD |
daa12e3f | 114 | #define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE |
54ca183a | 115 | #define CONFIG_PREBOOT \ |
8741a374 | 116 | "usb start; " \ |
54ca183a | 117 | "if hdmidet; then " \ |
8741a374 | 118 | "run set_con_hdmi; " \ |
54ca183a SM |
119 | "else " \ |
120 | "run set_con_serial; " \ | |
121 | "fi;" | |
05d492a3 SM |
122 | #endif /* CONFIG_USB_KEYBOARD */ |
123 | #endif /* CONFIG_CMD_USB */ | |
124 | ||
125 | /* RTC */ | |
126 | #define CONFIG_CMD_DATE | |
127 | #ifdef CONFIG_CMD_DATE | |
05d492a3 SM |
128 | #define CONFIG_RTC_DS1307 |
129 | #define CONFIG_SYS_RTC_BUS_NUM 2 | |
130 | #endif | |
131 | ||
132 | /* I2C */ | |
05d492a3 SM |
133 | #ifdef CONFIG_CMD_I2C |
134 | #define CONFIG_SYS_I2C | |
135 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
136 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
137 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e | 138 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
05d492a3 SM |
139 | #define CONFIG_SYS_I2C_SPEED 100000 |
140 | #define CONFIG_I2C_EDID | |
141 | #endif | |
142 | ||
056845c2 | 143 | /* Environment organization */ |
05d492a3 | 144 | #define CONFIG_ENV_IS_IN_MMC |
a6684360 SM |
145 | #define CONFIG_SYS_MMC_ENV_DEV 2 /* overwritten on SD boot */ |
146 | #define CONFIG_SYS_MMC_ENV_PART 1 /* overwritten on SD boot */ | |
05d492a3 SM |
147 | #define CONFIG_ENV_SIZE (8 * 1024) |
148 | #define CONFIG_ENV_OFFSET (384 * 1024) | |
149 | #define CONFIG_ENV_OVERWRITE | |
150 | ||
151 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
152 | "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \ | |
153 | "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \ | |
154 | "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \ | |
155 | "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \ | |
156 | "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \ | |
157 | "${bootargs_mmc3}\0" \ | |
158 | "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \ | |
159 | "rdinit=/sbin/init enable_wait_mode=off\0" \ | |
160 | "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \ | |
b9a16099 | 161 | "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \ |
05d492a3 SM |
162 | "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \ |
163 | "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \ | |
164 | "run bootargs_upd; " \ | |
165 | "bootm 0x10800000 0x10d00000\0" \ | |
166 | "console=ttymxc0\0" \ | |
167 | "fan=gpio set 92\0" \ | |
8741a374 | 168 | "set_con_serial=setenv stdout serial; " \ |
54ca183a | 169 | "setenv stderr serial;\0" \ |
8741a374 SM |
170 | "set_con_hdmi=setenv stdout serial,vga; " \ |
171 | "setenv stderr serial,vga;\0" \ | |
8ce747fc SM |
172 | "stderr=serial,vga;\0" \ |
173 | "stdin=serial,usbkbd;\0" \ | |
174 | "stdout=serial,vga;\0" | |
05d492a3 SM |
175 | |
176 | #define CONFIG_BOOTCOMMAND \ | |
177 | "mmc rescan; " \ | |
178 | "if run bootcmd_up1; then " \ | |
179 | "run bootcmd_up2; " \ | |
180 | "else " \ | |
181 | "run bootcmd_mmc; " \ | |
182 | "fi" | |
183 | ||
184 | #endif /* __TBS2910_CONFIG_H * */ |