]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/tbs2910.h
drivers/pci/Kconfig: Add PCI
[people/ms/u-boot.git] / include / configs / tbs2910.h
CommitLineData
05d492a3
SM
1/*
2 * Copyright (C) 2014 Soeren Moch <smoch@web.de>
3 *
4 * Configuration settings for the TBS2910 MatrixARM board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __TBS2910_CONFIG_H
10#define __TBS2910_CONFIG_H
11
12#include "mx6_common.h"
05d492a3
SM
13
14/* General configuration */
05d492a3
SM
15#define CONFIG_SYS_THUMB_BUILD
16
17#define CONFIG_MACH_TYPE 3980
18
05d492a3 19#define CONFIG_BOARD_EARLY_INIT_F
05d492a3 20
05d492a3
SM
21#define CONFIG_SYS_HZ 1000
22
1368f993 23#define CONFIG_IMX_THERMAL
fbd18aa6 24
05d492a3
SM
25/* Physical Memory Map */
26#define CONFIG_NR_DRAM_BANKS 1
27#define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
28
29#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
30#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
31#define CONFIG_SYS_INIT_SP_OFFSET \
32 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
33#define CONFIG_SYS_INIT_SP_ADDR \
34 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
35
36#define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
37
38#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
39#define CONFIG_SYS_MEMTEST_END \
40 (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
41
29138c6f 42#define CONFIG_SYS_BOOTMAPSZ 0x10000000
05d492a3
SM
43
44/* Serial console */
45#define CONFIG_MXC_UART
46#define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */
47#define CONFIG_BAUDRATE 115200
48
05d492a3 49#define CONFIG_CONS_INDEX 1
b31fb4b9 50
05d492a3 51/* *** Command definition *** */
05d492a3 52#define CONFIG_CMD_BMODE
43a1be42 53#define CONFIG_CMD_PART
05d492a3
SM
54
55/* Filesystems / image support */
05d492a3 56#define CONFIG_EFI_PARTITION
43a1be42 57#define CONFIG_PARTITION_UUIDS
05d492a3
SM
58
59/* MMC */
05d492a3
SM
60#define CONFIG_SYS_FSL_USDHC_NUM 3
61#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
9927d60f 62#define CONFIG_SUPPORT_EMMC_BOOT
05d492a3
SM
63
64/* Ethernet */
65#define CONFIG_FEC_MXC
05d492a3
SM
66#define CONFIG_FEC_MXC
67#define CONFIG_MII
68#define IMX_FEC_BASE ENET_BASE_ADDR
69#define CONFIG_FEC_XCV_TYPE RGMII
70#define CONFIG_ETHPRIME "FEC"
71#define CONFIG_FEC_MXC_PHYADDR 4
72#define CONFIG_PHYLIB
73#define CONFIG_PHY_ATHEROS
74
75/* Framebuffer */
05d492a3
SM
76#ifdef CONFIG_VIDEO
77#define CONFIG_VIDEO_IPUV3
78#define CONFIG_IPUV3_CLK 260000000
05d492a3
SM
79#define CONFIG_VIDEO_BMP_RLE8
80#define CONFIG_IMX_HDMI
81#define CONFIG_IMX_VIDEO_SKIP
82#define CONFIG_CMD_HDMIDETECT
83#endif
84
85/* PCI */
86#define CONFIG_CMD_PCI
87#ifdef CONFIG_CMD_PCI
05d492a3
SM
88#define CONFIG_PCI_PNP
89#define CONFIG_PCI_SCAN_SHOW
90#define CONFIG_PCIE_IMX
91#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
92#endif
93
94/* SATA */
95#define CONFIG_CMD_SATA
96#ifdef CONFIG_CMD_SATA
97#define CONFIG_DWC_AHSATA
98#define CONFIG_SYS_SATA_MAX_DEVICE 1
99#define CONFIG_DWC_AHSATA_PORT_ID 0
100#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
101#define CONFIG_LBA48
102#define CONFIG_LIBATA
103#endif
104
105/* USB */
05d492a3
SM
106#ifdef CONFIG_CMD_USB
107#define CONFIG_USB_EHCI
108#define CONFIG_USB_EHCI_MX6
109#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
d896276d 110#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
05d492a3 111#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
6628aa57 112#ifdef CONFIG_CMD_USB_MASS_STORAGE
6628aa57 113#define CONFIG_USBD_HS
01acd6ab 114#define CONFIG_USB_FUNCTION_MASS_STORAGE
6628aa57 115#endif /* CONFIG_CMD_USB_MASS_STORAGE */
05d492a3 116#ifdef CONFIG_USB_KEYBOARD
daa12e3f 117#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
54ca183a 118#define CONFIG_PREBOOT \
8741a374 119 "usb start; " \
54ca183a 120 "if hdmidet; then " \
8741a374 121 "run set_con_hdmi; " \
54ca183a
SM
122 "else " \
123 "run set_con_serial; " \
124 "fi;"
05d492a3
SM
125#endif /* CONFIG_USB_KEYBOARD */
126#endif /* CONFIG_CMD_USB */
127
128/* RTC */
129#define CONFIG_CMD_DATE
130#ifdef CONFIG_CMD_DATE
05d492a3
SM
131#define CONFIG_RTC_DS1307
132#define CONFIG_SYS_RTC_BUS_NUM 2
133#endif
134
135/* I2C */
05d492a3
SM
136#ifdef CONFIG_CMD_I2C
137#define CONFIG_SYS_I2C
138#define CONFIG_SYS_I2C_MXC
03544c66
AA
139#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
140#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
f8cb101e 141#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
05d492a3
SM
142#define CONFIG_SYS_I2C_SPEED 100000
143#define CONFIG_I2C_EDID
144#endif
145
056845c2 146/* Environment organization */
05d492a3 147#define CONFIG_ENV_IS_IN_MMC
a6684360
SM
148#define CONFIG_SYS_MMC_ENV_DEV 2 /* overwritten on SD boot */
149#define CONFIG_SYS_MMC_ENV_PART 1 /* overwritten on SD boot */
05d492a3
SM
150#define CONFIG_ENV_SIZE (8 * 1024)
151#define CONFIG_ENV_OFFSET (384 * 1024)
152#define CONFIG_ENV_OVERWRITE
153
154#define CONFIG_EXTRA_ENV_SETTINGS \
155 "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
156 "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
157 "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
158 "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
159 "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
160 "${bootargs_mmc3}\0" \
161 "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
162 "rdinit=/sbin/init enable_wait_mode=off\0" \
163 "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
b9a16099 164 "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \
05d492a3
SM
165 "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
166 "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
167 "run bootargs_upd; " \
168 "bootm 0x10800000 0x10d00000\0" \
169 "console=ttymxc0\0" \
170 "fan=gpio set 92\0" \
8741a374 171 "set_con_serial=setenv stdout serial; " \
54ca183a 172 "setenv stderr serial;\0" \
8741a374
SM
173 "set_con_hdmi=setenv stdout serial,vga; " \
174 "setenv stderr serial,vga;\0" \
8ce747fc
SM
175 "stderr=serial,vga;\0" \
176 "stdin=serial,usbkbd;\0" \
177 "stdout=serial,vga;\0"
05d492a3
SM
178
179#define CONFIG_BOOTCOMMAND \
180 "mmc rescan; " \
181 "if run bootcmd_up1; then " \
182 "run bootcmd_up2; " \
183 "else " \
184 "run bootcmd_mmc; " \
185 "fi"
186
187#endif /* __TBS2910_CONFIG_H * */