]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/tegra-common.h
flash: complete CONFIG_SYS_NO_FLASH move with renaming
[people/ms/u-boot.git] / include / configs / tegra-common.h
CommitLineData
f01b631f
TW
1/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
1a459660 5 * SPDX-License-Identifier: GPL-2.0+
f01b631f
TW
6 */
7
bfcf46db
TW
8#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
1ace4022 10#include <linux/sizes.h>
f01b631f
TW
11#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
f01b631f
TW
17#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
18
f01b631f
TW
19#include <asm/arch/tegra.h> /* get chip and board defs */
20
f41f0a19
TR
21/* Use the Tegra US timer on ARMv7, but the architected timer on ARMv8. */
22#ifndef CONFIG_ARM64
31df9893
RH
23#define CONFIG_SYS_TIMER_RATE 1000000
24#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
f41f0a19 25#endif
31df9893 26
f01b631f 27#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
f01b631f
TW
28
29/* Environment */
30#define CONFIG_ENV_VARS_UBOOT_CONFIG
31#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
32
f01b631f 33/*
bfcf46db 34 * NS16550 Configuration
f01b631f 35 */
1874626b 36#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
f01b631f 37
f175603f
SW
38/*
39 * Common HW configuration.
40 * If this varies between SoCs later, move to tegraNN-common.h
41 * Note: This is number of devices, not max device ID.
42 */
43#define CONFIG_SYS_MMC_MAX_DEVICE 4
44
f01b631f
TW
45/*
46 * select serial console configuration
47 */
48#define CONFIG_CONS_INDEX 1
49
50/* allow to overwrite serial and ethaddr */
51#define CONFIG_ENV_OVERWRITE
52#define CONFIG_BAUDRATE 115200
53
f01b631f 54/* turn on command-line edit/hist/auto */
f01b631f 55#define CONFIG_COMMAND_HISTORY
f01b631f 56
f01b631f
TW
57/*
58 * Increasing the size of the IO buffer as default nfsargs size is more
59 * than 256 and so it is not possible to edit it
60 */
64a4fe74 61#define CONFIG_SYS_CBSIZE (1024 * 2) /* Console I/O Buffer Size */
f01b631f
TW
62/* Print Buffer Size */
63#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
64 sizeof(CONFIG_SYS_PROMPT) + 16)
64a4fe74
BW
65#define CONFIG_SYS_MAXARGS 64 /* max number of command args */
66
f01b631f
TW
67/* Boot Argument Buffer Size */
68#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
69
70#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
71#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
72
f01b631f
TW
73/*-----------------------------------------------------------------------
74 * Physical Memory Map
75 */
bbc1b99e 76#define CONFIG_NR_DRAM_BANKS 2
f01b631f
TW
77#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
78#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
79
80#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
81#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
82
83#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
84
85#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
86#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
87#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
88 CONFIG_SYS_INIT_RAM_SIZE - \
89 GENERATED_GBL_DATA_SIZE)
90
f01b631f 91#define CONFIG_CMD_ENTERRCM
f01b631f
TW
92
93/* Defines for SPL */
f01b631f 94#define CONFIG_SPL_FRAMEWORK
f01b631f
TW
95#define CONFIG_SPL_BOARD_INIT
96#define CONFIG_SPL_NAND_SIMPLE
6ebc3461 97#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
f01b631f
TW
98 CONFIG_SPL_TEXT_BASE)
99#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
100
a885f852
SW
101/* Misc utility code */
102#define CONFIG_BOUNCE_BUFFER
3efff99f 103#define CONFIG_CRC32_VERIFY
dd7f65f6 104
68cf64db
SW
105#ifndef CONFIG_SPL_BUILD
106#include <config_distro_defaults.h>
68295a48 107#define CONFIG_FAT_WRITE
68cf64db
SW
108#endif
109
f01b631f 110#endif /* _TEGRA_COMMON_H_ */