]>
Commit | Line | Data |
---|---|---|
5894ca00 MY |
1 | /* |
2 | * Copyright (C) 2012-2014 Panasonic Corporation | |
3 | * Author: Masahiro Yamada <yamada.m@jp.panasonic.com> | |
4 | * | |
5 | * SPDX-License-Identifier: GPL-2.0+ | |
6 | */ | |
7 | ||
8 | /* U-boot - Common settings for UniPhier Family */ | |
9 | ||
10 | #ifndef __CONFIG_UNIPHIER_COMMON_H__ | |
11 | #define __CONFIG_UNIPHIER_COMMON_H__ | |
12 | ||
13 | #if defined(CONFIG_PFC_MICRO_SUPPORT_CARD) && \ | |
14 | defined(CONFIG_DCC_MICRO_SUPPORT_CARD) | |
15 | # error "Both CONFIG_PFC_MICRO_SUPPORT_CARD and CONFIG_DCC_MICRO_SUPPORT_CARD \ | |
16 | are defined. Select only one of them." | |
17 | #endif | |
18 | ||
19 | /* | |
20 | * Support card address map | |
21 | */ | |
22 | #if defined(CONFIG_PFC_MICRO_SUPPORT_CARD) | |
23 | # define CONFIG_SUPPORT_CARD_BASE 0x03f00000 | |
24 | # define CONFIG_SUPPORT_CARD_ETHER_BASE (CONFIG_SUPPORT_CARD_BASE + 0x00000000) | |
25 | # define CONFIG_SUPPORT_CARD_LED_BASE (CONFIG_SUPPORT_CARD_BASE + 0x00090000) | |
26 | # define CONFIG_SUPPORT_CARD_UART_BASE (CONFIG_SUPPORT_CARD_BASE + 0x000b0000) | |
27 | #endif | |
28 | ||
29 | #if defined(CONFIG_DCC_MICRO_SUPPORT_CARD) | |
30 | # define CONFIG_SUPPORT_CARD_BASE 0x08000000 | |
31 | # define CONFIG_SUPPORT_CARD_ETHER_BASE (CONFIG_SUPPORT_CARD_BASE + 0x00000000) | |
32 | # define CONFIG_SUPPORT_CARD_LED_BASE (CONFIG_SUPPORT_CARD_BASE + 0x00401630) | |
33 | # define CONFIG_SUPPORT_CARD_UART_BASE (CONFIG_SUPPORT_CARD_BASE + 0x00200000) | |
34 | #endif | |
35 | ||
d064cbff | 36 | #ifdef CONFIG_SYS_NS16550_SERIAL |
5894ca00 MY |
37 | #define CONFIG_SYS_NS16550 |
38 | #define CONFIG_SYS_NS16550_COM1 CONFIG_SUPPORT_CARD_UART_BASE | |
39 | #define CONFIG_SYS_NS16550_CLK 12288000 | |
40 | #define CONFIG_SYS_NS16550_REG_SIZE -2 | |
d064cbff | 41 | #endif |
5894ca00 MY |
42 | |
43 | #define CONFIG_SMC911X_BASE CONFIG_SUPPORT_CARD_ETHER_BASE | |
44 | #define CONFIG_SMC911X_32_BIT | |
45 | ||
d064cbff | 46 | #define CONFIG_SYS_MALLOC_F_LEN 0x7000 |
5894ca00 MY |
47 | |
48 | /*----------------------------------------------------------------------- | |
49 | * MMU and Cache Setting | |
50 | *----------------------------------------------------------------------*/ | |
51 | ||
52 | /* Comment out the following to enable L1 cache */ | |
53 | /* #define CONFIG_SYS_ICACHE_OFF */ | |
54 | /* #define CONFIG_SYS_DCACHE_OFF */ | |
55 | ||
56 | /* Comment out the following to enable L2 cache */ | |
57 | #define CONFIG_UNIPHIER_L2CACHE_ON | |
58 | ||
59 | #define CONFIG_DISPLAY_CPUINFO | |
60 | #define CONFIG_DISPLAY_BOARDINFO | |
61 | #define CONFIG_BOARD_LATE_INIT | |
62 | ||
63 | #define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024) | |
64 | ||
65 | #define CONFIG_TIMESTAMP | |
66 | ||
67 | /* FLASH related */ | |
68 | #define CONFIG_MTD_DEVICE | |
69 | ||
70 | /* | |
71 | * uncomment the following to disable FLASH related code. | |
72 | */ | |
73 | /* #define CONFIG_SYS_NO_FLASH */ | |
74 | ||
75 | #define CONFIG_FLASH_CFI_DRIVER | |
76 | #define CONFIG_SYS_FLASH_CFI | |
77 | ||
78 | #define CONFIG_SYS_MAX_FLASH_SECT 256 | |
79 | #define CONFIG_SYS_MONITOR_BASE 0 | |
80 | #define CONFIG_SYS_FLASH_BASE 0 | |
81 | ||
82 | /* | |
83 | * flash_toggle does not work for out supoort card. | |
84 | * We need to use flash_status_poll. | |
85 | */ | |
86 | #define CONFIG_SYS_CFI_FLASH_STATUS_POLL | |
87 | ||
88 | #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ | |
89 | ||
90 | #if defined(CONFIG_PFC_MICRO_SUPPORT_CARD) | |
91 | # define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
92 | # define CONFIG_SYS_FLASH_BANKS_LIST {0x00000000} | |
93 | # define CONFIG_SYS_FLASH_BANKS_SIZES {0x02000000} | |
94 | #endif | |
95 | ||
96 | #if defined(CONFIG_DCC_MICRO_SUPPORT_CARD) | |
97 | # define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
98 | # define CONFIG_SYS_FLASH_BANKS_LIST {0x04000000} | |
99 | # define CONFIG_SYS_FLASH_BANKS_SIZES {0x04000000} | |
100 | #endif | |
101 | ||
102 | /* serial console configuration */ | |
103 | #define CONFIG_BAUDRATE 115200 | |
104 | ||
105 | #define CONFIG_SYS_GENERIC_BOARD | |
106 | ||
107 | #if !defined(CONFIG_SPL_BUILD) | |
108 | #define CONFIG_USE_ARCH_MEMSET | |
109 | #define CONFIG_USE_ARCH_MEMCPY | |
110 | #endif | |
111 | ||
112 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
113 | ||
114 | #define CONFIG_CMDLINE_EDITING /* add command line history */ | |
115 | #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ | |
116 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ | |
117 | /* Print Buffer Size */ | |
118 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
119 | #define CONFIG_SYS_MAXARGS 16 /* max number of command */ | |
120 | /* Boot Argument Buffer Size */ | |
121 | #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE) | |
122 | ||
123 | #define CONFIG_CONS_INDEX 1 | |
124 | ||
125 | /* | |
126 | * For NAND booting the environment is embedded in the U-Boot image. Please take | |
127 | * look at the file board/amcc/canyonlands/u-boot-nand.lds for details. | |
128 | */ | |
129 | /* #define CONFIG_ENV_IS_IN_NAND */ | |
130 | #define CONFIG_ENV_IS_NOWHERE | |
131 | #define CONFIG_ENV_SIZE 0x2000 | |
132 | #define CONFIG_ENV_OFFSET 0x0 | |
133 | /* #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE) */ | |
134 | ||
135 | /* Time clock 1MHz */ | |
136 | #define CONFIG_SYS_TIMER_RATE 1000000 | |
137 | ||
138 | /* | |
139 | * By default, ARP timeout is 5 sec. | |
140 | * The first ARP request does not seem to work. | |
141 | * So we need to retry ARP request anyway. | |
142 | * We want to shrink the interval until the second ARP request. | |
143 | */ | |
144 | #define CONFIG_ARP_TIMEOUT 500UL /* 0.5 msec */ | |
145 | ||
146 | /* | |
147 | * Command line configuration. | |
148 | */ | |
149 | #include <config_cmd_default.h> | |
150 | ||
151 | #define CONFIG_CMD_PING | |
152 | #define CONFIG_CMD_TIME | |
153 | #define CONFIG_CMD_NAND /* NAND flash suppport */ | |
154 | ||
155 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
156 | #define CONFIG_SYS_NAND_MAX_CHIPS 2 | |
157 | #define CONFIG_SYS_NAND_ONFI_DETECTION | |
158 | ||
159 | #define CONFIG_NAND_DENALI_ECC_SIZE 1024 | |
160 | ||
161 | #define CONFIG_SYS_NAND_REGS_BASE 0x68100000 | |
162 | #define CONFIG_SYS_NAND_DATA_BASE 0x68000000 | |
163 | ||
164 | #define CONFIG_SYS_NAND_BASE (CONFIG_SYS_NAND_DATA_BASE + 0x10) | |
165 | ||
166 | #define CONFIG_SYS_NAND_USE_FLASH_BBT | |
167 | #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0 | |
168 | ||
169 | /* memtest works on */ | |
170 | #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE | |
171 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x01000000) | |
172 | ||
173 | #define CONFIG_BOOTDELAY 3 | |
174 | #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */ | |
175 | #define CONFIG_AUTOBOOT_KEYED 1 | |
176 | #define CONFIG_AUTOBOOT_PROMPT \ | |
177 | "Press SPACE to abort autoboot in %d seconds\n", bootdelay | |
178 | #define CONFIG_AUTOBOOT_DELAY_STR "d" | |
179 | #define CONFIG_AUTOBOOT_STOP_STR " " | |
180 | ||
181 | /* | |
182 | * Network Configuration | |
183 | */ | |
184 | #define CONFIG_ETHADDR 00:21:83:24:00:00 | |
185 | #define CONFIG_SERVERIP 192.168.11.1 | |
186 | #define CONFIG_IPADDR 192.168.11.10 | |
187 | #define CONFIG_GATEWAYIP 192.168.11.1 | |
188 | #define CONFIG_NETMASK 255.255.255.0 | |
189 | ||
190 | #define CONFIG_LOADADDR 0x84000000 | |
191 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR | |
192 | #define CONFIG_BOOTFILE "fit.itb" | |
193 | ||
194 | #define CONFIG_CMDLINE_EDITING /* add command line history */ | |
195 | ||
196 | #define CONFIG_BOOTCOMMAND "run $bootmode" | |
197 | ||
198 | #define CONFIG_ROOTPATH "/nfs/root/path" | |
199 | #define CONFIG_NFSBOOTCOMMAND \ | |
200 | "setenv bootargs $bootargs root=/dev/nfs rw " \ | |
201 | "nfsroot=$serverip:$rootpath " \ | |
202 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off;" \ | |
203 | "tftpboot; bootm;" | |
204 | ||
205 | #define CONFIG_BOOTARGS " user_debug=0x1f init=/sbin/init" | |
206 | ||
207 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
208 | "netdev=eth0\0" \ | |
209 | "image_offset=0x00080000\0" \ | |
210 | "image_size=0x00f00000\0" \ | |
211 | "verify=n\0" \ | |
212 | "autostart=yes\0" \ | |
213 | "norboot=run add_default_bootargs;" \ | |
214 | "bootm $image_offset\0" \ | |
215 | "nandboot=run add_default_bootargs;" \ | |
216 | "nand read $loadaddr $image_offset $image_size;" \ | |
217 | "bootm\0" \ | |
218 | "add_default_bootargs=setenv bootargs $bootargs" \ | |
219 | " console=ttyS0,$baudrate\0" \ | |
220 | ||
221 | /* FIT support */ | |
222 | #define CONFIG_FIT | |
223 | #define CONFIG_FIT_VERBOSE 1 /* enable fit_format_{error,warning}() */ | |
224 | ||
225 | /* Open Firmware flat tree */ | |
226 | #define CONFIG_OF_LIBFDT | |
227 | ||
228 | #define CONFIG_HAVE_ARM_SECURE | |
229 | ||
230 | /* Memory Size & Mapping */ | |
231 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SDRAM0_BASE | |
232 | ||
233 | #if CONFIG_SDRAM0_BASE + CONFIG_SDRAM0_SIZE >= CONFIG_SDRAM1_BASE | |
234 | /* Thre is no memory hole */ | |
235 | #define CONFIG_NR_DRAM_BANKS 1 | |
236 | #define CONFIG_SYS_SDRAM_SIZE (CONFIG_SDRAM0_SIZE + CONFIG_SDRAM1_SIZE) | |
237 | #else | |
238 | #define CONFIG_NR_DRAM_BANKS 2 | |
239 | #define CONFIG_SYS_SDRAM_SIZE (CONFIG_SDRAM0_SIZE) | |
240 | #endif | |
241 | ||
242 | #define CONFIG_SYS_TEXT_BASE 0x84000000 | |
243 | ||
244 | #if defined(CONFIG_SPL_BUILD) | |
245 | #define CONFIG_BOARD_POSTCLK_INIT | |
246 | #else | |
247 | #define CONFIG_SKIP_LOWLEVEL_INIT | |
248 | #endif | |
249 | ||
250 | #define CONFIG_SYS_SPL_MALLOC_START (0x0ff00000) | |
251 | #define CONFIG_SYS_SPL_MALLOC_SIZE (0x00004000) | |
252 | ||
253 | #define CONFIG_SYS_INIT_SP_ADDR (0x0ff08000) | |
254 | ||
255 | #define CONFIG_SPL_FRAMEWORK | |
256 | #define CONFIG_SPL_NAND_SUPPORT | |
257 | ||
258 | #define CONFIG_SPL_LIBCOMMON_SUPPORT /* for mem_malloc_init */ | |
259 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
260 | ||
261 | #define CONFIG_SPL_BOARD_INIT | |
262 | ||
263 | #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x10000 | |
264 | ||
265 | #endif /* __CONFIG_UNIPHIER_COMMON_H__ */ |