]>
Commit | Line | Data |
---|---|---|
4707fb50 | 1 | /* |
82d9c9ec | 2 | * (C) Copyright 2003-2006 Wolfgang Denk, DENX Software Engineering, |
4707fb50 BS |
3 | * wd@denx.de. |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
4707fb50 BS |
6 | */ |
7 | ||
8 | #ifndef __CONFIG_H | |
9 | #define __CONFIG_H | |
10 | ||
4707fb50 BS |
11 | /* |
12 | * High Level Configuration Options | |
13 | * (easy to change) | |
82d9c9ec | 14 | */ |
82d9c9ec BS |
15 | #define CONFIG_MPC5200 1 /* This is an MPC5200 CPU */ |
16 | #define CONFIG_V38B 1 /* ...on V38B board */ | |
2ae18241 WD |
17 | |
18 | #define CONFIG_SYS_TEXT_BASE 0xFF000000 | |
19 | ||
6d0f6bcf | 20 | #define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ...running at 33.000000MHz */ |
4707fb50 | 21 | |
82d9c9ec BS |
22 | #define CONFIG_RTC_PCF8563 1 /* has PCF8563 RTC */ |
23 | #define CONFIG_MPC5200_DDR 1 /* has DDR SDRAM */ | |
4707fb50 | 24 | |
ce3f1a40 | 25 | #undef CONFIG_HW_WATCHDOG /* don't use watchdog */ |
4707fb50 BS |
26 | |
27 | #define CONFIG_NETCONSOLE 1 | |
28 | ||
82d9c9ec | 29 | #define CONFIG_BOARD_EARLY_INIT_R 1 /* do board-specific init */ |
cce4acbb | 30 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* do board-specific init */ |
d8d21e69 | 31 | #define CONFIG_MISC_INIT_R |
4707fb50 | 32 | |
6d0f6bcf | 33 | #define CONFIG_SYS_XLB_PIPELINING 1 /* gives better performance */ |
4707fb50 | 34 | |
31d82672 BB |
35 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ |
36 | ||
4707fb50 BS |
37 | /* |
38 | * Serial console configuration | |
39 | */ | |
82d9c9ec BS |
40 | #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */ |
41 | #define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */ | |
6d0f6bcf | 42 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } |
4707fb50 | 43 | |
4707fb50 BS |
44 | /* |
45 | * DDR | |
46 | */ | |
47 | #define SDRAM_DDR 1 /* is DDR */ | |
48 | /* Settings for XLB = 132 MHz */ | |
49 | #define SDRAM_MODE 0x018D0000 | |
50 | #define SDRAM_EMODE 0x40090000 | |
51 | #define SDRAM_CONTROL 0x704f0f00 | |
52 | #define SDRAM_CONFIG1 0x73722930 | |
53 | #define SDRAM_CONFIG2 0x47770000 | |
54 | #define SDRAM_TAPDELAY 0x10000000 | |
55 | ||
4707fb50 | 56 | /* |
62a3b7dd | 57 | * PCI - no support |
4707fb50 | 58 | */ |
4707fb50 BS |
59 | |
60 | /* | |
61 | * Partitions | |
62 | */ | |
63 | #define CONFIG_MAC_PARTITION 1 | |
64 | #define CONFIG_DOS_PARTITION 1 | |
65 | ||
66 | /* | |
67 | * USB | |
68 | */ | |
69 | #define CONFIG_USB_OHCI | |
82d9c9ec BS |
70 | #define CONFIG_USB_CLOCK 0x0001BBBB |
71 | #define CONFIG_USB_CONFIG 0x00001000 | |
4707fb50 | 72 | |
079a136c JL |
73 | /* |
74 | * BOOTP options | |
75 | */ | |
76 | #define CONFIG_BOOTP_BOOTFILESIZE | |
77 | #define CONFIG_BOOTP_BOOTPATH | |
78 | #define CONFIG_BOOTP_GATEWAY | |
79 | #define CONFIG_BOOTP_HOSTNAME | |
80 | ||
4707fb50 | 81 | /* |
dca3b3d6 | 82 | * Command line configuration. |
4707fb50 | 83 | */ |
dca3b3d6 | 84 | #define CONFIG_CMD_IDE |
dca3b3d6 JL |
85 | #define CONFIG_CMD_DIAG |
86 | #define CONFIG_CMD_IRQ | |
87 | #define CONFIG_CMD_JFFS2 | |
dca3b3d6 JL |
88 | #define CONFIG_CMD_SDRAM |
89 | #define CONFIG_CMD_DATE | |
4707fb50 | 90 | |
dca3b3d6 | 91 | #define CONFIG_TIMESTAMP /* Print image info with timestamp */ |
4707fb50 BS |
92 | |
93 | /* | |
94 | * Boot low with 16 MB Flash | |
95 | */ | |
6d0f6bcf JCPV |
96 | #define CONFIG_SYS_LOWBOOT 1 |
97 | #define CONFIG_SYS_LOWBOOT16 1 | |
4707fb50 BS |
98 | |
99 | /* | |
100 | * Autobooting | |
101 | */ | |
4707fb50 | 102 | |
82d9c9ec | 103 | #define CONFIG_PREBOOT "echo;" \ |
32bf3d14 | 104 | "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \ |
4707fb50 BS |
105 | "echo" |
106 | ||
82d9c9ec | 107 | #undef CONFIG_BOOTARGS |
4707fb50 | 108 | |
fcfed4f2 | 109 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
82d9c9ec BS |
110 | "bootcmd=run net_nfs\0" \ |
111 | "bootdelay=3\0" \ | |
112 | "baudrate=115200\0" \ | |
113 | "preboot=echo;echo Type \"run flash_nfs\" to mount root " \ | |
114 | "filesystem over NFS; echo\0" \ | |
fcfed4f2 | 115 | "netdev=eth0\0" \ |
cce4acbb | 116 | "ramargs=setenv bootargs root=/dev/ram rw wdt=off \0" \ |
fcfed4f2 WD |
117 | "addip=setenv bootargs $(bootargs) " \ |
118 | "ip=$(ipaddr):$(serverip):$(gatewayip):" \ | |
119 | "$(netmask):$(hostname):$(netdev):off panic=1\0" \ | |
120 | "flash_nfs=run nfsargs addip;bootm $(kernel_addr)\0" \ | |
121 | "flash_self=run ramargs addip;bootm $(kernel_addr) " \ | |
122 | "$(ramdisk_addr)\0" \ | |
82d9c9ec | 123 | "net_nfs=tftp 200000 $(bootfile);run nfsargs addip;bootm\0" \ |
fcfed4f2 | 124 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
cce4acbb | 125 | "nfsroot=$(serverip):$(rootpath) wdt=off\0" \ |
82d9c9ec | 126 | "hostname=v38b\0" \ |
48690d80 | 127 | "ethact=FEC\0" \ |
82d9c9ec BS |
128 | "rootpath=/opt/eldk-3.1.1/ppc_6xx\0" \ |
129 | "update=prot off ff000000 ff03ffff; era ff000000 ff03ffff; " \ | |
130 | "cp.b 200000 ff000000 $(filesize);" \ | |
131 | "prot on ff000000 ff03ffff\0" \ | |
132 | "load=tftp 200000 $(u-boot)\0" \ | |
133 | "netmask=255.255.0.0\0" \ | |
134 | "ipaddr=192.168.160.18\0" \ | |
135 | "serverip=192.168.1.1\0" \ | |
82d9c9ec BS |
136 | "bootfile=/tftpboot/v38b/uImage\0" \ |
137 | "u-boot=/tftpboot/v38b/u-boot.bin\0" \ | |
fcfed4f2 | 138 | "" |
4707fb50 BS |
139 | |
140 | #define CONFIG_BOOTCOMMAND "run net_nfs" | |
141 | ||
4707fb50 BS |
142 | /* |
143 | * IPB Bus clocking configuration. | |
144 | */ | |
6d0f6bcf | 145 | #undef CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */ |
82d9c9ec | 146 | |
4707fb50 BS |
147 | /* |
148 | * I2C configuration | |
149 | */ | |
150 | #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ | |
6d0f6bcf JCPV |
151 | #define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #1 or #2 */ |
152 | #define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */ | |
153 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
4707fb50 BS |
154 | |
155 | /* | |
156 | * EEPROM configuration | |
157 | */ | |
6d0f6bcf JCPV |
158 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */ |
159 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
160 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3 | |
161 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 70 | |
4707fb50 BS |
162 | |
163 | /* | |
164 | * RTC configuration | |
165 | */ | |
6d0f6bcf | 166 | #define CONFIG_SYS_I2C_RTC_ADDR 0x51 |
4707fb50 BS |
167 | |
168 | /* | |
169 | * Flash configuration - use CFI driver | |
170 | */ | |
6d0f6bcf | 171 | #define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */ |
00b1883a | 172 | #define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */ |
6d0f6bcf JCPV |
173 | #define CONFIG_SYS_FLASH_CFI_AMD_RESET 1 |
174 | #define CONFIG_SYS_FLASH_BASE 0xFF000000 | |
175 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */ | |
176 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE } | |
177 | #define CONFIG_SYS_FLASH_SIZE 0x01000000 /* 16 MiB */ | |
178 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */ | |
179 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* flash write speed-up */ | |
4707fb50 BS |
180 | |
181 | /* | |
182 | * Environment settings | |
183 | */ | |
5a1aceb0 | 184 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 185 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000) |
0e8d1586 JCPV |
186 | #define CONFIG_ENV_SIZE 0x10000 |
187 | #define CONFIG_ENV_SECT_SIZE 0x10000 | |
4707fb50 BS |
188 | #define CONFIG_ENV_OVERWRITE 1 |
189 | ||
190 | /* | |
191 | * Memory map | |
192 | */ | |
6d0f6bcf JCPV |
193 | #define CONFIG_SYS_MBAR 0xF0000000 |
194 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 | |
195 | #define CONFIG_SYS_DEFAULT_MBAR 0x80000000 | |
4707fb50 BS |
196 | |
197 | /* Use SRAM until RAM will be available */ | |
6d0f6bcf | 198 | #define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM |
553f0982 | 199 | #define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE /* Size of used area in DPRAM */ |
4707fb50 | 200 | |
25ddd1fb | 201 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 202 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
4707fb50 | 203 | |
14d0a02a | 204 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
6d0f6bcf JCPV |
205 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
206 | # define CONFIG_SYS_RAMBOOT 1 | |
4707fb50 BS |
207 | #endif |
208 | ||
6d0f6bcf JCPV |
209 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256kB for Monitor */ |
210 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128kB for malloc() */ | |
211 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Linux initial memory map */ | |
4707fb50 BS |
212 | |
213 | /* | |
214 | * Ethernet configuration | |
215 | */ | |
216 | #define CONFIG_MPC5xxx_FEC 1 | |
86321fc1 | 217 | #define CONFIG_MPC5xxx_FEC_MII100 |
4707fb50 | 218 | #define CONFIG_PHY_ADDR 0x00 |
fcfed4f2 | 219 | #define CONFIG_MII 1 |
4707fb50 BS |
220 | |
221 | /* | |
222 | * GPIO configuration | |
223 | */ | |
6d0f6bcf | 224 | #define CONFIG_SYS_GPS_PORT_CONFIG 0x90001404 |
4707fb50 BS |
225 | |
226 | /* | |
227 | * Miscellaneous configurable options | |
228 | */ | |
6d0f6bcf | 229 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
dca3b3d6 | 230 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 231 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
4707fb50 | 232 | #else |
6d0f6bcf | 233 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
4707fb50 | 234 | #endif |
6d0f6bcf JCPV |
235 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
236 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
237 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
4707fb50 | 238 | |
6d0f6bcf JCPV |
239 | #define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */ |
240 | #define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */ | |
4707fb50 | 241 | |
6d0f6bcf | 242 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
4707fb50 | 243 | |
6d0f6bcf | 244 | #define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */ |
dca3b3d6 | 245 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 246 | # define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */ |
dca3b3d6 JL |
247 | #endif |
248 | ||
4707fb50 BS |
249 | /* |
250 | * Various low-level settings | |
251 | */ | |
6d0f6bcf JCPV |
252 | #define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI |
253 | #define CONFIG_SYS_HID0_FINAL HID0_ICE | |
4707fb50 | 254 | |
6d0f6bcf JCPV |
255 | #define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE |
256 | #define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE | |
257 | #define CONFIG_SYS_BOOTCS_CFG 0x00047801 | |
258 | #define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE | |
259 | #define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE | |
4707fb50 | 260 | |
6d0f6bcf JCPV |
261 | #define CONFIG_SYS_CS_BURST 0x00000000 |
262 | #define CONFIG_SYS_CS_DEADCYCLE 0x33333333 | |
4707fb50 | 263 | |
6d0f6bcf | 264 | #define CONFIG_SYS_RESET_ADDRESS 0xff000000 |
4707fb50 | 265 | |
82d9c9ec BS |
266 | /* |
267 | * IDE/ATA (supports IDE harddisk) | |
4707fb50 | 268 | */ |
82d9c9ec BS |
269 | #undef CONFIG_IDE_8xx_PCCARD /* Don't use IDE with PC Card Adapter */ |
270 | #undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */ | |
271 | #undef CONFIG_IDE_LED /* LED for ide not supported */ | |
4707fb50 | 272 | |
82d9c9ec | 273 | #define CONFIG_IDE_RESET /* reset for ide supported */ |
4707fb50 BS |
274 | #define CONFIG_IDE_PREINIT |
275 | ||
6d0f6bcf JCPV |
276 | #define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */ |
277 | #define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ | |
4707fb50 | 278 | |
6d0f6bcf | 279 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 |
4707fb50 | 280 | |
6d0f6bcf | 281 | #define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA |
4707fb50 | 282 | |
6d0f6bcf | 283 | #define CONFIG_SYS_ATA_DATA_OFFSET (0x0060) /* data I/O offset */ |
4707fb50 | 284 | |
6d0f6bcf | 285 | #define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET) /* normal register accesses offset */ |
4707fb50 | 286 | |
6d0f6bcf | 287 | #define CONFIG_SYS_ATA_ALT_OFFSET (0x005C) /* alternate registers offset */ |
4707fb50 | 288 | |
6d0f6bcf | 289 | #define CONFIG_SYS_ATA_STRIDE 4 /* Interval between registers */ |
4707fb50 | 290 | |
82d9c9ec BS |
291 | /* |
292 | * Status LED | |
293 | */ | |
294 | #define CONFIG_STATUS_LED /* Status LED enabled */ | |
295 | #define CONFIG_BOARD_SPECIFIC_LED /* version has board specific leds */ | |
4707fb50 | 296 | |
6d0f6bcf | 297 | #define CONFIG_SYS_LED_BASE MPC5XXX_GPT7_ENABLE /* Timer 7 GPIO */ |
4707fb50 | 298 | #ifndef __ASSEMBLY__ |
4707fb50 BS |
299 | typedef unsigned int led_id_t; |
300 | ||
301 | #define __led_toggle(_msk) \ | |
302 | do { \ | |
6d0f6bcf | 303 | *((volatile long *) (CONFIG_SYS_LED_BASE)) ^= (_msk); \ |
4707fb50 BS |
304 | } while(0) |
305 | ||
306 | #define __led_set(_msk, _st) \ | |
307 | do { \ | |
308 | if ((_st)) \ | |
6d0f6bcf | 309 | *((volatile long *) (CONFIG_SYS_LED_BASE)) &= ~(_msk); \ |
4707fb50 | 310 | else \ |
6d0f6bcf | 311 | *((volatile long *) (CONFIG_SYS_LED_BASE)) |= (_msk); \ |
4707fb50 BS |
312 | } while(0) |
313 | ||
314 | #define __led_init(_msk, st) \ | |
82d9c9ec | 315 | do { \ |
6d0f6bcf | 316 | *((volatile long *) (CONFIG_SYS_LED_BASE)) |= 0x34; \ |
82d9c9ec BS |
317 | } while(0) |
318 | #endif /* __ASSEMBLY__ */ | |
4707fb50 BS |
319 | |
320 | #endif /* __CONFIG_H */ |