]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/vct.h
generic-board: select SYS_GENERIC_BOARD for some architectures
[people/ms/u-boot.git] / include / configs / vct.h
CommitLineData
ae691e57
SR
1/*
2 * (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
3 *
1a459660 4 * SPDX-License-Identifier: GPL-2.0+
ae691e57
SR
5 */
6
7/*
8 * This file contains the configuration parameters for the VCT board
9 * family:
10 *
11 * vct_premium
12 * vct_premium_small
13 * vct_premium_onenand
14 * vct_premium_onenand_small
15 * vct_platinum
16 * vct_platinum_small
17 * vct_platinum_onenand
18 * vct_platinum_onenand_small
19 * vct_platinumavc
20 * vct_platinumavc_small
21 * vct_platinumavc_onenand
22 * vct_platinumavc_onenand_small
23 */
24
25#ifndef __CONFIG_H
26#define __CONFIG_H
27
d146e36c
DS
28#define CONFIG_DISPLAY_BOARDINFO
29
ae691e57
SR
30#define CPU_CLOCK_RATE 324000000 /* Clock for the MIPS core */
31#define CONFIG_SYS_MIPS_TIMER_FREQ (CPU_CLOCK_RATE / 2)
ae691e57
SR
32
33#define CONFIG_SKIP_LOWLEVEL_INIT /* SDRAM is initialized by the bootstrap code */
34
14d0a02a 35#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
ae691e57 36#define CONFIG_SYS_MONITOR_LEN (256 << 10)
ae691e57
SR
37#define CONFIG_SYS_MALLOC_LEN (1 << 20)
38#define CONFIG_SYS_BOOTPARAMS_LEN (128 << 10)
39#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
40
41#if !defined(CONFIG_VCT_NAND) && !defined(CONFIG_VCT_ONENAND)
42#define CONFIG_VCT_NOR
43#else
44#define CONFIG_SYS_NO_FLASH
45#endif
46
47/*
48 * UART
49 */
294f10ca
DZ
50#ifdef CONFIG_VCT_PLATINUMAVC
51#define UART_1_BASE 0xBDC30000
52#else
53#define UART_1_BASE 0xBF89C000
54#endif
55
56#define CONFIG_SYS_NS16550_SERIAL
57#define CONFIG_SYS_NS16550
58#define CONFIG_SYS_NS16550_REG_SIZE -4
59#define CONFIG_SYS_NS16550_COM1 UART_1_BASE
60#define CONFIG_CONS_INDEX 1
61#define CONFIG_SYS_NS16550_CLK 921600
ae691e57 62#define CONFIG_BAUDRATE 115200
ae691e57
SR
63
64/*
65 * SDRAM
66 */
67#define CONFIG_SYS_SDRAM_BASE 0x80000000
68#define CONFIG_SYS_MBYTES_SDRAM 128
69#define CONFIG_SYS_MEMTEST_START 0x80200000
70#define CONFIG_SYS_MEMTEST_END 0x80400000
71#define CONFIG_SYS_LOAD_ADDR 0x80400000 /* default load address */
72
73#if defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)
74/*
75 * SMSC91C11x Network Card
76 */
736fead8
BW
77#define CONFIG_SMC911X
78#define CONFIG_SMC911X_BASE 0x00000000
79#define CONFIG_SMC911X_32_BIT
ae691e57
SR
80#define CONFIG_NET_RETRY_COUNT 20
81#endif
82
83/*
84 * Commands
85 */
86#include <config_cmd_default.h>
87
88#define CONFIG_CMD_DHCP
89#define CONFIG_CMD_ELF
90#define CONFIG_CMD_EEPROM
91#define CONFIG_CMD_I2C
92
93/*
94 * Only Premium/Platinum have ethernet support right now
95 */
383015b2
DS
96#if (defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)) && \
97 !defined(CONFIG_VCT_SMALL_IMAGE)
ae691e57
SR
98#define CONFIG_CMD_PING
99#define CONFIG_CMD_SNTP
100#else
101#undef CONFIG_CMD_NET
383015b2 102#undef CONFIG_CMD_NFS
ae691e57
SR
103#endif
104
105/*
106 * Only Premium/Platinum have USB-EHCI support right now
107 */
383015b2
DS
108#if (defined(CONFIG_VCT_PREMIUM) || defined(CONFIG_VCT_PLATINUM)) && \
109 !defined(CONFIG_VCT_SMALL_IMAGE)
ae691e57
SR
110#define CONFIG_CMD_USB
111#define CONFIG_CMD_FAT
112#endif
113
114#if defined(CONFIG_CMD_USB)
115#define CONFIG_USB_STORAGE
116#define CONFIG_DOS_PARTITION
117#define CONFIG_ISO_PARTITION
118
119#define CONFIG_SUPPORT_VFAT
120
121/*
122 * USB/EHCI
123 */
124#define CONFIG_USB_EHCI /* Enable EHCI USB support */
125#define CONFIG_USB_EHCI_VCT /* on VCT platform */
ae691e57
SR
126#define CONFIG_EHCI_MMIO_BIG_ENDIAN
127#define CONFIG_EHCI_DESC_BIG_ENDIAN
128#define CONFIG_EHCI_IS_TDI
129#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* re-init HCD after CMD_RESET */
130#endif /* CONFIG_CMD_USB */
131
132#if !defined(CONFIG_VCT_NOR)
133#undef CONFIG_CMD_FLASH
134#undef CONFIG_CMD_IMLS
135#endif
136
137#if defined(CONFIG_VCT_NAND)
138#define CONFIG_CMD_NAND
139#endif
140
141#if defined(CONFIG_VCT_ONENAND)
142#define CONFIG_CMD_ONENAND
143#endif
144
145/*
146 * BOOTP options
147 */
148#define CONFIG_BOOTP_BOOTFILESIZE
149#define CONFIG_BOOTP_BOOTPATH
150#define CONFIG_BOOTP_GATEWAY
151#define CONFIG_BOOTP_HOSTNAME
152#define CONFIG_BOOTP_SUBNETMASK
153
154/*
155 * Miscellaneous configurable options
156 */
157#define CONFIG_SYS_LONGHELP /* undef to save memory */
158#define CONFIG_SYS_PROMPT "VCT# " /* Monitor Command Prompt */
159#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
160#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
161 sizeof(CONFIG_SYS_PROMPT) + 16)
162#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
163#define CONFIG_TIMESTAMP /* Print image info with timestamp */
164#define CONFIG_CMDLINE_EDITING /* add command line history */
165#define CONFIG_SYS_CONSOLE_INFO_QUIET /* don't print console @ startup*/
166
167/*
168 * FLASH and environment organization
169 */
170#if defined(CONFIG_VCT_NOR)
171#define CONFIG_ENV_IS_IN_FLASH
172#define CONFIG_FLASH_NOT_MEM_MAPPED
173
174/*
175 * We need special accessor functions for the CFI FLASH driver. This
176 * can be enabled via the CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS option.
177 */
178#define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS
179
180/*
181 * For the non-memory-mapped NOR FLASH, we need to define the
182 * NOR FLASH area. This can't be detected via the addr2info()
183 * function, since we check for flash access in the very early
184 * U-Boot code, before the NOR FLASH is detected.
185 */
186#define CONFIG_FLASH_BASE 0xb0000000
187#define CONFIG_FLASH_END 0xbfffffff
188
189/*
190 * CFI driver settings
191 */
192#define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
193#define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
194#define CONFIG_SYS_FLASH_CFI_AMD_RESET 1 /* Use AMD (Spansion) reset cmd */
195#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT /* no byte writes on IXP4xx */
196
197#define CONFIG_SYS_FLASH_BASE 0xb0000000
198#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
199#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
200#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
201
202#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
203#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
204
205#ifdef CONFIG_ENV_IS_IN_FLASH
206#define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
207#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
208#define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
209
210/* Address and size of Redundant Environment Sector */
211#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
212#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
213#endif /* CONFIG_ENV_IS_IN_FLASH */
214#endif /* CONFIG_VCT_NOR */
215
216#if defined(CONFIG_VCT_ONENAND)
217#define CONFIG_USE_ONENAND_BOARD_INIT
218#define CONFIG_ENV_IS_IN_ONENAND
219#define CONFIG_SYS_ONENAND_BASE 0x00000000 /* this is not real address */
220#define CONFIG_SYS_FLASH_BASE 0x00000000
221#define CONFIG_ENV_ADDR (128 << 10) /* after compr. U-Boot image */
222#define CONFIG_ENV_SIZE (128 << 10) /* erase size */
223#endif /* CONFIG_VCT_ONENAND */
224
225/*
226 * Cache Configuration
227 */
228#define CONFIG_SYS_DCACHE_SIZE 16384
229#define CONFIG_SYS_ICACHE_SIZE 16384
230#define CONFIG_SYS_CACHELINE_SIZE 32
231
232/*
233 * I2C/EEPROM
234 */
ea818dbb
HS
235#define CONFIG_SYS_I2C
236#define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
237#define CONFIG_SYS_I2C_SOFT_SPEED 83000 /* 83 kHz is supposed to work */
238#define CONFIG_SYS_I2C_SOFT_SLAVE 0x7f
ae691e57
SR
239
240/*
241 * Software (bit-bang) I2C driver configuration
242 */
243#define CONFIG_SYS_GPIO_I2C_SCL 11
244#define CONFIG_SYS_GPIO_I2C_SDA 10
245
246#ifndef __ASSEMBLY__
247int vct_gpio_dir(int pin, int dir);
248void vct_gpio_set(int pin, int val);
249int vct_gpio_get(int pin);
250#endif
251
252#define I2C_INIT vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SCL, 1)
253#define I2C_ACTIVE vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SDA, 1)
254#define I2C_TRISTATE vct_gpio_dir(CONFIG_SYS_GPIO_I2C_SDA, 0)
255#define I2C_READ vct_gpio_get(CONFIG_SYS_GPIO_I2C_SDA)
256#define I2C_SDA(bit) vct_gpio_set(CONFIG_SYS_GPIO_I2C_SDA, bit)
257#define I2C_SCL(bit) vct_gpio_set(CONFIG_SYS_GPIO_I2C_SCL, bit)
258#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
259
260#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
261/* CAT24WC32 */
262#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */
263#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* The Catalyst CAT24WC32 has */
264 /* 32 byte page write mode using*/
265 /* last 5 bits of the address */
266#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
267
268#define CONFIG_BOOTCOMMAND "run test3"
269#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
270
ae691e57
SR
271/*
272 * UBI configuration
273 */
274#if defined(CONFIG_VCT_ONENAND)
275#define CONFIG_SYS_USE_UBI
276#define CONFIG_CMD_JFFS2
277#define CONFIG_CMD_UBI
278#define CONFIG_RBTREE
942556a9 279#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
ae691e57 280#define CONFIG_MTD_PARTITIONS
68d7d651 281#define CONFIG_CMD_MTDPARTS
ae691e57
SR
282
283#define MTDIDS_DEFAULT "onenand0=onenand"
284#define MTDPARTS_DEFAULT "mtdparts=onenand:128k(u-boot)," \
285 "128k(env)," \
286 "20m(kernel)," \
287 "-(rootfs)"
288#endif
289
290/*
291 * We need a small, stripped down image to fit into the first 128k OneNAND
292 * erase block (gzipped). This image only needs basic commands for FLASH
293 * (NOR/OneNAND) usage and Linux kernel booting.
294 */
295#if defined(CONFIG_VCT_SMALL_IMAGE)
74de7aef
WD
296#undef CONFIG_CMD_ASKENV
297#undef CONFIG_CMD_BDI
298#undef CONFIG_CMD_BEDBUG
299#undef CONFIG_CMD_CACHE
300#undef CONFIG_CMD_CONSOLE
74de7aef
WD
301#undef CONFIG_CMD_DHCP
302#undef CONFIG_CMD_EEPROM
ae691e57 303#undef CONFIG_CMD_EEPROM
ae691e57 304#undef CONFIG_CMD_ELF
74de7aef
WD
305#undef CONFIG_CMD_FAT
306#undef CONFIG_CMD_I2C
307#undef CONFIG_CMD_I2C
ae691e57
SR
308#undef CONFIG_CMD_IRQ
309#undef CONFIG_CMD_ITEST
74de7aef
WD
310#undef CONFIG_CMD_LOADB
311#undef CONFIG_CMD_LOADS
312#undef CONFIG_CMD_LOADY
ae691e57
SR
313#undef CONFIG_CMD_MII
314#undef CONFIG_CMD_MISC
74de7aef
WD
315#undef CONFIG_CMD_NET
316#undef CONFIG_CMD_PING
ae691e57 317#undef CONFIG_CMD_REGINFO
74de7aef
WD
318#undef CONFIG_CMD_SNTP
319#undef CONFIG_CMD_SOURCE
ae691e57
SR
320#undef CONFIG_CMD_STRINGS
321#undef CONFIG_CMD_TERMINAL
ae691e57 322#undef CONFIG_CMD_USB
ae691e57 323
736fead8 324#undef CONFIG_SMC911X
ea818dbb 325#undef CONFIG_SYS_I2C_SOFT
74de7aef 326#undef CONFIG_SOURCE
ae691e57
SR
327#undef CONFIG_SYS_LONGHELP
328#undef CONFIG_TIMESTAMP
329#endif /* CONFIG_VCT_SMALL_IMAGE */
330
331#endif /* __CONFIG_H */