]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/vf610twr.h
configs: Re-sync HUSH options
[people/ms/u-boot.git] / include / configs / vf610twr.h
CommitLineData
8c653124
AW
1/*
2 * Copyright 2013 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale Vybrid vf610twr board.
5 *
1a459660 6 * SPDX-License-Identifier: GPL-2.0+
8c653124
AW
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
3709844f
AA
12#define CONFIG_SYS_CACHELINE_SIZE 32
13
8c653124 14#include <asm/arch/imx-regs.h>
8c653124
AW
15
16#define CONFIG_VF610
17
18#define CONFIG_DISPLAY_CPUINFO
19#define CONFIG_DISPLAY_BOARDINFO
18fb0e3c 20#define CONFIG_SYS_FSL_CLK
8c653124
AW
21
22#define CONFIG_MACH_TYPE 4146
23
24#define CONFIG_SKIP_LOWLEVEL_INIT
25
26/* Enable passing of ATAGs */
27#define CONFIG_CMDLINE_TAG
28
29#define CONFIG_CMD_FUSE
30#ifdef CONFIG_CMD_FUSE
31#define CONFIG_MXC_OCOTP
32#endif
33
34/* Size of malloc() pool */
35#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024)
36
37#define CONFIG_BOARD_EARLY_INIT_F
38
8c653124
AW
39/* Allow to overwrite serial and ethaddr */
40#define CONFIG_ENV_OVERWRITE
8c653124
AW
41#define CONFIG_BAUDRATE 115200
42
d6d07a9b
SA
43/* NAND support */
44#define CONFIG_CMD_NAND
45#define CONFIG_CMD_NAND_TRIMFFS
8fca2d8c 46#define CONFIG_SYS_NAND_ONFI_DETECTION
d6d07a9b
SA
47
48#ifdef CONFIG_CMD_NAND
d6d07a9b 49#define CONFIG_USE_ARCH_MEMCPY
d6d07a9b
SA
50#define CONFIG_SYS_MAX_NAND_DEVICE 1
51#define CONFIG_SYS_NAND_BASE NFC_BASE_ADDR
52
53/* UBI */
54#define CONFIG_CMD_UBI
55#define CONFIG_CMD_UBIFS
d6d07a9b
SA
56#define CONFIG_RBTREE
57#define CONFIG_LZO
d6d07a9b
SA
58
59/* Dynamic MTD partition support */
60#define CONFIG_CMD_MTDPARTS
61#define CONFIG_MTD_PARTITIONS
62#define CONFIG_MTD_DEVICE
63#define MTDIDS_DEFAULT "nand0=fsl_nfc"
64#define MTDPARTS_DEFAULT "mtdparts=fsl_nfc:" \
65 "128k(vf-bcb)ro," \
66 "1408k(u-boot)ro," \
67 "512k(u-boot-env)," \
68 "4m(kernel)," \
69 "512k(fdt)," \
70 "-(rootfs)"
71#endif
72
8c653124
AW
73#define CONFIG_MMC
74#define CONFIG_FSL_ESDHC
75#define CONFIG_SYS_FSL_ESDHC_ADDR 0
76#define CONFIG_SYS_FSL_ESDHC_NUM 1
77
78#define CONFIG_SYS_FSL_ERRATUM_ESDHC111
79
80#define CONFIG_CMD_MMC
81#define CONFIG_GENERIC_MMC
82#define CONFIG_CMD_FAT
83#define CONFIG_DOS_PARTITION
84
85#define CONFIG_CMD_PING
86#define CONFIG_CMD_DHCP
87#define CONFIG_CMD_MII
8c653124
AW
88#define CONFIG_FEC_MXC
89#define CONFIG_MII
90#define IMX_FEC_BASE ENET_BASE_ADDR
91#define CONFIG_FEC_XCV_TYPE RMII
92#define CONFIG_FEC_MXC_PHYADDR 0
93#define CONFIG_PHYLIB
94#define CONFIG_PHY_MICREL
95
cb6d04d6 96/* QSPI Configs*/
cb6d04d6
CF
97
98#ifdef CONFIG_FSL_QSPI
99#define CONFIG_CMD_SF
cb6d04d6
CF
100#define FSL_QSPI_FLASH_SIZE (1 << 24)
101#define FSL_QSPI_FLASH_NUM 2
102#define CONFIG_SYS_FSL_QSPI_LE
103#endif
104
1221b3d7
AW
105/* I2C Configs */
106#define CONFIG_CMD_I2C
b089d039 107#define CONFIG_SYS_I2C
108#define CONFIG_SYS_I2C_MXC
03544c66
AA
109#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
110#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
b089d039 111#define CONFIG_SYS_SPD_BUS_NUM 0
1221b3d7 112
8c653124
AW
113#define CONFIG_BOOTDELAY 3
114
cf04ad32 115#define CONFIG_SYS_LOAD_ADDR 0x82000000
b188067f
SA
116
117/* We boot from the gfxRAM area of the OCRAM. */
118#define CONFIG_SYS_TEXT_BASE 0x3f408000
119#define CONFIG_BOARD_SIZE_LIMIT 524288
8c653124 120
cf04ad32
SA
121/*
122 * We do have 128MB of memory on the Vybrid Tower board. Leave the last
123 * 16MB alone to avoid conflicts with Cortex-M4 firmwares running from
124 * DDR3. Hence, limit the memory range for image processing to 112MB
125 * using bootm_size. All of the following must be within this range.
126 * We have the default load at 32MB into DDR (for the kernel), FDT at
127 * 64MB and the ramdisk 512KB above that (allowing for hopefully never
128 * seen large trees). This allows a reasonable split between ramdisk
129 * and kernel size, where the ram disk can be a bit larger.
130 */
131#define MEM_LAYOUT_ENV_SETTINGS \
132 "bootm_size=0x07000000\0" \
133 "loadaddr=0x82000000\0" \
134 "kernel_addr_r=0x82000000\0" \
135 "fdt_addr=0x84000000\0" \
136 "fdt_addr_r=0x84000000\0" \
137 "rdaddr=0x84080000\0" \
138 "ramdisk_addr_r=0x84080000\0"
139
ca21f61e 140#define CONFIG_EXTRA_ENV_SETTINGS \
cf04ad32 141 MEM_LAYOUT_ENV_SETTINGS \
ca21f61e 142 "script=boot.scr\0" \
c0a5b081 143 "image=zImage\0" \
ca21f61e 144 "console=ttyLP1\0" \
ca21f61e 145 "fdt_file=vf610-twr.dtb\0" \
ca21f61e
OS
146 "boot_fdt=try\0" \
147 "ip_dyn=yes\0" \
148 "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \
149 "mmcpart=1\0" \
150 "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \
151 "update_sd_firmware_filename=u-boot.imx\0" \
152 "update_sd_firmware=" \
153 "if test ${ip_dyn} = yes; then " \
154 "setenv get_cmd dhcp; " \
155 "else " \
156 "setenv get_cmd tftp; " \
157 "fi; " \
158 "if mmc dev ${mmcdev}; then " \
159 "if ${get_cmd} ${update_sd_firmware_filename}; then " \
160 "setexpr fw_sz ${filesize} / 0x200; " \
161 "setexpr fw_sz ${fw_sz} + 1; " \
162 "mmc write ${loadaddr} 0x2 ${fw_sz}; " \
163 "fi; " \
164 "fi\0" \
165 "mmcargs=setenv bootargs console=${console},${baudrate} " \
166 "root=${mmcroot}\0" \
167 "loadbootscript=" \
168 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
169 "bootscript=echo Running bootscript from mmc ...; " \
170 "source\0" \
c0a5b081 171 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
ca21f61e
OS
172 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
173 "mmcboot=echo Booting from mmc ...; " \
174 "run mmcargs; " \
175 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
176 "if run loadfdt; then " \
c0a5b081 177 "bootz ${loadaddr} - ${fdt_addr}; " \
ca21f61e
OS
178 "else " \
179 "if test ${boot_fdt} = try; then " \
c0a5b081 180 "bootz; " \
ca21f61e
OS
181 "else " \
182 "echo WARN: Cannot load the DT; " \
183 "fi; " \
184 "fi; " \
185 "else " \
c0a5b081 186 "bootz; " \
ca21f61e
OS
187 "fi;\0" \
188 "netargs=setenv bootargs console=${console},${baudrate} " \
189 "root=/dev/nfs " \
190 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
191 "netboot=echo Booting from net ...; " \
192 "run netargs; " \
193 "if test ${ip_dyn} = yes; then " \
194 "setenv get_cmd dhcp; " \
195 "else " \
196 "setenv get_cmd tftp; " \
197 "fi; " \
c0a5b081 198 "${get_cmd} ${image}; " \
ca21f61e
OS
199 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
200 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
c0a5b081 201 "bootz ${loadaddr} - ${fdt_addr}; " \
ca21f61e
OS
202 "else " \
203 "if test ${boot_fdt} = try; then " \
c0a5b081 204 "bootz; " \
ca21f61e
OS
205 "else " \
206 "echo WARN: Cannot load the DT; " \
207 "fi; " \
208 "fi; " \
209 "else " \
c0a5b081 210 "bootz; " \
ca21f61e
OS
211 "fi;\0"
212
213#define CONFIG_BOOTCOMMAND \
214 "mmc dev ${mmcdev}; if mmc rescan; then " \
215 "if run loadbootscript; then " \
216 "run bootscript; " \
217 "else " \
c0a5b081 218 "if run loadimage; then " \
ca21f61e
OS
219 "run mmcboot; " \
220 "else run netboot; " \
221 "fi; " \
222 "fi; " \
223 "else run netboot; fi"
224
8c653124
AW
225/* Miscellaneous configurable options */
226#define CONFIG_SYS_LONGHELP /* undef to save memory */
8c653124
AW
227#undef CONFIG_AUTO_COMPLETE
228#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
229#define CONFIG_SYS_PBSIZE \
230 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
231#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
232#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
233
234#define CONFIG_CMD_MEMTEST
235#define CONFIG_SYS_MEMTEST_START 0x80010000
236#define CONFIG_SYS_MEMTEST_END 0x87C00000
237
8c653124
AW
238/*
239 * Stack sizes
240 * The stack sizes are set up in start.S using the settings below
241 */
242#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
243
244/* Physical memory map */
245#define CONFIG_NR_DRAM_BANKS 1
246#define PHYS_SDRAM (0x80000000)
247#define PHYS_SDRAM_SIZE (128 * 1024 * 1024)
248
249#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
250#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
251#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
252
253#define CONFIG_SYS_INIT_SP_OFFSET \
254 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
255#define CONFIG_SYS_INIT_SP_ADDR \
256 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
257
258/* FLASH and environment organization */
259#define CONFIG_SYS_NO_FLASH
260
d6d07a9b 261#ifdef CONFIG_ENV_IS_IN_MMC
8c653124 262#define CONFIG_ENV_SIZE (8 * 1024)
8c653124
AW
263
264#define CONFIG_ENV_OFFSET (12 * 64 * 1024)
265#define CONFIG_SYS_MMC_ENV_DEV 0
d6d07a9b
SA
266#endif
267
268#ifdef CONFIG_ENV_IS_IN_NAND
269#define CONFIG_ENV_SIZE (64 * 2048)
270#define CONFIG_ENV_SECT_SIZE (64 * 2048)
271#define CONFIG_ENV_RANGE (512 * 1024)
272#define CONFIG_ENV_OFFSET 0x180000
273#endif
8c653124 274
8c653124
AW
275#define CONFIG_CMD_BOOTZ
276
277#endif