]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/xilinx-ppc.h
doc/README.generic-board: Trivial spell check
[people/ms/u-boot.git] / include / configs / xilinx-ppc.h
CommitLineData
cc2dc9b0
RR
1/*
2 * (C) Copyright 2008
3 * Ricado Ribalda-Universidad Autonoma de Madrid-ricardo.ribalda@uam.es
4 * This work has been supported by: QTechnology http://qtec.com/
5 *
6 * (C) Copyright 2008
7 * Georg Schardt <schardt@team-ctech.de>
8 *
1a459660 9 * SPDX-License-Identifier: GPL-2.0+
cc2dc9b0
RR
10*/
11
12#ifndef __CONFIG_XLX_H
13#define __CONFIG_XLX_H
14/*
15#define DEBUG
16#define ET_DEBUG
17*/
18
19/*Mem Map*/
20#define CONFIG_SYS_SDRAM_BASE 0x0
14d0a02a 21#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
cc2dc9b0
RR
22#define CONFIG_SYS_MONITOR_LEN (192 * 1024)
23#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
24
25/*Cmd*/
26#include <config_cmd_default.h>
27#define CONFIG_CMD_ASKENV
28#define CONFIG_CMD_CACHE
29#define CONFIG_CMD_DIAG
30#define CONFIG_CMD_ELF
31#define CONFIG_CMD_IRQ
32#define CONFIG_CMD_REGINFO
33#undef CONFIG_CMD_JFFS2
68d7d651 34#undef CONFIG_CMD_MTDPARTS
cc2dc9b0
RR
35#undef CONFIG_CMD_SPI
36#undef CONFIG_CMD_I2C
37#undef CONFIG_CMD_DTT
38#undef CONFIG_CMD_NET
39#undef CONFIG_CMD_PING
40#undef CONFIG_CMD_DHCP
41#undef CONFIG_CMD_EEPROM
42#undef CONFIG_CMD_IMLS
d20b9991 43#undef CONFIG_CMD_NFS
cc2dc9b0
RR
44
45/*Misc*/
46#define CONFIG_BOOTDELAY 5/* autoboot after 5 seconds */
47#define CONFIG_SYS_LONGHELP /* undef to save memory */
48#if defined(CONFIG_CMD_KGDB)
49#define CONFIG_SYS_CBSIZE 1024/* Console I/O Buffer Size */
50#else
51#define CONFIG_SYS_CBSIZE 256/* Console I/O Buffer Size */
52#endif
53#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE +\
54 sizeof(CONFIG_SYS_PROMPT) + 16)
55#define CONFIG_SYS_MAXARGS 16
56 /* max number of command args */
57#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
58 /* Boot Argument Buffer Size */
59#define CONFIG_SYS_MEMTEST_START 0x00400000
60 /* memtest works on */
61#define CONFIG_SYS_MEMTEST_END 0x00C00000
62 /* 4 ... 12 MB in DRAM */
63#define CONFIG_SYS_LOAD_ADDR 0x00400000
64 /* default load address */
65#define CONFIG_SYS_EXTBDINFO 1
66 /* Extended board_into (bd_t) */
cc2dc9b0
RR
67 /* decrementer freq: 1 ms ticks */
68#define CONFIG_CMDLINE_EDITING /* add command line history */
69#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
70#define CONFIG_LOOPW /* enable loopw command */
71#define CONFIG_MX_CYCLIC /* enable mdc/mwc commands */
72#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
73#define CONFIG_VERSION_VARIABLE /* include version env variable */
74#define CONFIG_SYS_CONSOLE_INFO_QUIET /* don't print console @ startup */
75#define CONFIG_SYS_HUSH_PARSER /* Use the HUSH parser */
cc2dc9b0
RR
76#define CONFIG_LOADS_ECHO /* echo on for serial download */
77#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
78#define CONFIG_SYS_BOOTMAPSZ (8 << 20)
79 /* Initial Memory map for Linux */
80
81/*Stack*/
82#define CONFIG_SYS_INIT_RAM_ADDR 0x800000/* Initial RAM address */
553f0982 83#define CONFIG_SYS_INIT_RAM_SIZE 0x2000 /* Size of used area in RAM */
553f0982 84#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE \
25ddd1fb 85 - GENERATED_GBL_DATA_SIZE)
cc2dc9b0
RR
86#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
87/*Speed*/
88#define CONFIG_SYS_CLK_FREQ XPAR_CORE_CLOCK_FREQ_HZ
89
90/*Flash*/
91#ifdef XPAR_FLASH_MEM0_BASEADDR
92#define CONFIG_SYS_FLASH_BASE XPAR_FLASH_MEM0_BASEADDR
93#define CONFIG_SYS_FLASH_CFI 1
94#define CONFIG_FLASH_CFI_DRIVER 1
95#define CONFIG_SYS_FLASH_EMPTY_INFO 1
96#define CONFIG_SYS_MAX_FLASH_BANKS 1
97#define CONFIG_SYS_FLASH_PROTECTION
98#define CONFIG_CMD_JFFS2
68d7d651 99#define CONFIG_CMD_MTDPARTS
942556a9
SR
100#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
101#define CONFIG_FLASH_CFI_MTD
cc2dc9b0
RR
102#else
103#define CONFIG_ENV_IS_NOWHERE
104#define CONFIG_SYS_NO_FLASH
105#endif
106
107/* serial communication */
108#ifdef XPAR_UARTLITE_0_BASEADDR
109#define CONFIG_XILINX_UARTLITE
6538397c 110#define XILINX_UARTLITE_BASEADDR XPAR_UARTLITE_0_BASEADDR
cc2dc9b0
RR
111#define CONFIG_BAUDRATE XPAR_UARTLITE_0_BAUDRATE
112#define CONFIG_SYS_BAUDRATE_TABLE { CONFIG_BAUDRATE }
113#else
114#ifdef XPAR_UARTNS550_0_BASEADDR
115#define CONFIG_SYS_NS16550
116#define CONFIG_SYS_NS16550_SERIAL
117#define CONFIG_SYS_NS16550_REG_SIZE 4
118#define CONFIG_CONS_INDEX 1
119#define CONFIG_SYS_NS16550_COM1 XPAR_UARTNS550_0_BASEADDR
120#define CONFIG_SYS_NS16550_CLK XPAR_UARTNS550_0_CLOCK_FREQ_HZ
121#define CONFIG_BAUDRATE 115200
122#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 115200 }
123#endif
124#endif
125
126#endif /* __CONFIG_H */