]>
Commit | Line | Data |
---|---|---|
39f0023e MW |
1 | /* |
2 | * (c) 2011 Graf-Syteco, Matthias Weisser | |
3 | * <weisserm@arcor.de> | |
4 | * | |
5 | * Configuation settings for the zmx25 board | |
6 | * | |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
39f0023e MW |
8 | */ |
9 | ||
10 | #ifndef __CONFIG_H | |
11 | #define __CONFIG_H | |
12 | ||
3dae5b51 RH |
13 | #include <asm/arch/imx-regs.h> |
14 | ||
39f0023e | 15 | #define CONFIG_MX25 |
39f0023e MW |
16 | #define CONFIG_SYS_TEXT_BASE 0xA0000000 |
17 | ||
3dae5b51 RH |
18 | #define CONFIG_SYS_TIMER_RATE 32768 |
19 | #define CONFIG_SYS_TIMER_COUNTER \ | |
20 | (&((struct gpt_regs *)IMX_GPT1_BASE)->counter) | |
21 | ||
39f0023e MW |
22 | /* |
23 | * Environment settings | |
24 | */ | |
25 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
26 | "gs_fast_boot=setenv bootdelay 5\0" \ | |
27 | "gs_slow_boot=setenv bootdelay 10\0" \ | |
28 | "bootcmd=dcache off; mw.l 0x81000000 0 1024; usb start;" \ | |
29 | "fatls usb 0; fatload usb 0 0x81000000 zmx25-init.bin;" \ | |
30 | "bootm 0x81000000; bootelf 0x81000000\0" | |
31 | ||
32 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
33 | #define CONFIG_SETUP_MEMORY_TAGS | |
34 | #define CONFIG_INITRD_TAG | |
39f0023e MW |
35 | |
36 | /* | |
37 | * Compressions | |
38 | */ | |
39 | #define CONFIG_LZO | |
40 | ||
41 | /* | |
42 | * Hardware drivers | |
43 | */ | |
44 | ||
45 | /* | |
46 | * GPIO | |
47 | */ | |
48 | #define CONFIG_MXC_GPIO | |
49 | ||
50 | /* | |
51 | * Serial | |
52 | */ | |
53 | #define CONFIG_MXC_UART | |
40f6fffe | 54 | #define CONFIG_MXC_UART_BASE UART2_BASE |
39f0023e MW |
55 | #define CONFIG_CONS_INDEX 1 /* use UART2 for console */ |
56 | #define CONFIG_BAUDRATE 115200 /* Default baud rate */ | |
39f0023e MW |
57 | |
58 | /* | |
59 | * Ethernet | |
60 | */ | |
61 | #define CONFIG_FEC_MXC | |
62 | #define CONFIG_FEC_MXC_PHYADDR 0x00 | |
63 | #define CONFIG_MII | |
39f0023e MW |
64 | |
65 | /* | |
66 | * BOOTP options | |
67 | */ | |
68 | #define CONFIG_BOOTP_BOOTFILESIZE | |
69 | #define CONFIG_BOOTP_BOOTPATH | |
70 | #define CONFIG_BOOTP_GATEWAY | |
71 | #define CONFIG_BOOTP_HOSTNAME | |
72 | ||
73 | /* | |
74 | * Command line configuration. | |
75 | */ | |
39f0023e | 76 | |
39f0023e MW |
77 | /* |
78 | * Additional command | |
79 | */ | |
39f0023e | 80 | |
39f0023e MW |
81 | /* |
82 | * USB | |
83 | */ | |
84 | #ifdef CONFIG_CMD_USB | |
85 | #define CONFIG_USB_EHCI /* Enable EHCI USB support */ | |
86 | #define CONFIG_USB_EHCI_MXC | |
87 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET | |
9fa3d093 BT |
88 | #define CONFIG_MXC_USB_PORT 1 |
89 | #define CONFIG_MXC_USB_PORTSC MXC_EHCI_MODE_SERIAL | |
90 | #define CONFIG_MXC_USB_FLAGS (MXC_EHCI_INTERNAL_PHY | MXC_EHCI_IPPUE_DOWN) | |
39f0023e | 91 | #define CONFIG_EHCI_IS_TDI |
39f0023e MW |
92 | #define CONFIG_DOS_PARTITION |
93 | #define CONFIG_SUPPORT_VFAT | |
94 | #endif /* CONFIG_CMD_USB */ | |
95 | ||
96 | /* SDRAM */ | |
97 | #define CONFIG_NR_DRAM_BANKS 1 | |
98 | #define PHYS_SDRAM 0x80000000 /* start address of LPDDRRAM */ | |
99 | #define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */ | |
100 | ||
101 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
102 | #define CONFIG_SYS_INIT_SP_ADDR 0x78020000 /* end of internal SRAM */ | |
103 | ||
104 | /* | |
105 | * FLASH and environment organization | |
106 | */ | |
107 | #define CONFIG_SYS_FLASH_BASE 0xA0000000 | |
108 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
109 | #define CONFIG_SYS_MAX_FLASH_SECT 256 | |
110 | ||
111 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000) | |
112 | #define CONFIG_ENV_IS_IN_FLASH 1 | |
113 | #define CONFIG_ENV_SECT_SIZE (128 * 1024) | |
114 | #define CONFIG_ENV_SIZE (128 * 1024) | |
115 | ||
116 | /* | |
117 | * CFI FLASH driver setup | |
118 | */ | |
119 | #define CONFIG_SYS_FLASH_CFI | |
120 | #define CONFIG_FLASH_CFI_DRIVER | |
121 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* ~10x faster */ | |
122 | ||
123 | #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE | |
124 | ||
125 | #define CONFIG_SYS_MEMTEST_START (PHYS_SDRAM + (512*1024)) | |
126 | #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM + PHYS_SDRAM_SIZE) | |
127 | ||
39f0023e MW |
128 | #define CONFIG_SYS_CBSIZE 256 |
129 | #define CONFIG_SYS_MAXARGS 16 | |
130 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
131 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
132 | #define CONFIG_SYS_LONGHELP | |
133 | #define CONFIG_CMDLINE_EDITING | |
134 | ||
135 | #define CONFIG_PREBOOT "" | |
136 | ||
39f0023e MW |
137 | |
138 | /* | |
139 | * Size of malloc() pool | |
140 | */ | |
141 | #define CONFIG_SYS_MALLOC_LEN (0x400000 - 0x8000) | |
39f0023e MW |
142 | |
143 | #endif /* __CONFIG_H */ |