]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/flash.h
projects / people / ms / u-boot.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
NAND: Fix integer overflow in ONFI detection of chips >= 4GiB
[people/ms/u-boot.git] / include / flash.h
CommitLineData
ed247f48 1/*
8e6f1a8e 2 * (C) Copyright 2000-2005
ed247f48
WD		 3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
2abbe075 15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
ed247f48
WD		 16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef _FLASH_H_
25#define _FLASH_H_
26
6d0f6bcf 27#ifndef CONFIG_SYS_NO_FLASH
ed247f48
WD		 28/*-----------------------------------------------------------------------
29 * FLASH Info: contains chip specific data, per FLASH bank
30 */
31
32typedef struct {
33 ulong size; /* total bank size in bytes */
34 ushort sector_count; /* number of erase units */
35 ulong flash_id; /* combined device & manufacturer code */
09ce9921 36 ulong start[CONFIG_SYS_MAX_FLASH_SECT]; /* virtual sector start address */
6d0f6bcf
JCPV		 37 uchar protect[CONFIG_SYS_MAX_FLASH_SECT]; /* sector protection status */
38#ifdef CONFIG_SYS_FLASH_CFI
ed247f48
WD		 39 uchar portwidth; /* the width of the port */
40 uchar chipwidth; /* the width of the chip */
2abbe075 41 ushort buffer_size; /* # of bytes in write buffer */
ed247f48
WD		 42 ulong erase_blk_tout; /* maximum block erase timeout */
43 ulong write_tout; /* maximum write timeout */
2abbe075 44 ulong buffer_write_tout; /* maximum buffer write timeout */
1eaeb58e 45 ushort vendor; /* the primary vendor id */
260421a2 46 ushort cmd_reset; /* vendor specific reset command */
1eaeb58e 47 ushort interface; /* used for x8/x16 adjustments */
2662b40c 48 ushort legacy_unlock; /* support Intel legacy (un)locking */
3a7b2c21 49 ushort manufacturer_id; /* manufacturer id */
260421a2
SR		 50 ushort device_id; /* device id */
51 ushort device_id2; /* extended device id */
52 ushort ext_addr; /* extended query table address */
53 ushort cfi_version; /* cfi version */
53677ef1 54 ushort cfi_offset; /* offset for cfi query */
81b20ccc
MS		 55 ulong addr_unlock1; /* unlock address 1 for AMD flash roms */
56 ulong addr_unlock2; /* unlock address 2 for AMD flash roms */
53677ef1 57 const char *name; /* human-readable name */
ed247f48
WD		 58#endif
59} flash_info_t;
60
ca5def3f
SR		 61extern flash_info_t flash_info[]; /* info for FLASH chips */
62
ebc9784c
PZ		 63typedef unsigned long flash_sect_t;
64
ed247f48
WD		 65/*
66 * Values for the width of the port
67 */
68#define FLASH_CFI_8BIT 0x01
69#define FLASH_CFI_16BIT 0x02
70#define FLASH_CFI_32BIT 0x04
71#define FLASH_CFI_64BIT 0x08
72/*
73 * Values for the width of the chip
74 */
75#define FLASH_CFI_BY8 0x01
76#define FLASH_CFI_BY16 0x02
77#define FLASH_CFI_BY32 0x04
78#define FLASH_CFI_BY64 0x08
bf9e3b38 79/* convert between bit value and numeric value */
1eaeb58e 80#define CFI_FLASH_SHIFT_WIDTH 3
bf9e3b38
WD		 81/*
82 * Values for the flash device interface
83 */
84#define FLASH_CFI_X8 0x00
85#define FLASH_CFI_X16 0x01
86#define FLASH_CFI_X8X16 0x02
42026c9c 87#define FLASH_CFI_X16X32 0x05
ed247f48 88
5653fc33 89/* convert between bit value and numeric value */
1eaeb58e 90#define CFI_FLASH_SHIFT_WIDTH 3
91809ed5 91
ed247f48
WD		 92/* Prototypes */
93
94extern unsigned long flash_init (void);
6ee1416e 95extern void flash_protect_default(void);
ed247f48
WD		 96extern void flash_print_info (flash_info_t *);
97extern int flash_erase (flash_info_t *, int, int);
98extern int flash_sect_erase (ulong addr_first, ulong addr_last);
99extern int flash_sect_protect (int flag, ulong addr_first, ulong addr_last);
3f0cf51d 100extern int flash_sect_roundb (ulong *addr);
ebc9784c 101extern unsigned long flash_sector_size(flash_info_t *info, flash_sect_t sect);
6ea808ef 102extern void flash_set_verbose(uint);
ed247f48
WD		 103
104/* common/flash.c */
105extern void flash_protect (int flag, ulong from, ulong to, flash_info_t *info);
77ddac94 106extern int flash_write (char *, ulong, ulong);
ed247f48
WD		 107extern flash_info_t *addr2info (ulong);
108extern int write_buff (flash_info_t *info, uchar *src, ulong addr, ulong cnt);
109
91809ed5
PZ		 110/* drivers/mtd/cfi_mtd.c */
111#ifdef CONFIG_FLASH_CFI_MTD
112extern int cfi_mtd_init(void);
113#endif
114
ed247f48 115/* board/?/flash.c */
6d0f6bcf 116#if defined(CONFIG_SYS_FLASH_PROTECTION)
ed247f48 117extern int flash_real_protect(flash_info_t *info, long sector, int prot);
5653fc33
WD		 118extern void flash_read_user_serial(flash_info_t * info, void * buffer, int offset, int len);
119extern void flash_read_factory_serial(flash_info_t * info, void * buffer, int offset, int len);
6d0f6bcf 120#endif /* CONFIG_SYS_FLASH_PROTECTION */
ed247f48 121
81b20ccc
MS		 122#ifdef CONFIG_FLASH_CFI_LEGACY
123extern ulong board_flash_get_legacy(ulong base, int banknum, flash_info_t *info);
124extern int jedec_flash_match(flash_info_t *info, ulong base);
125#define CFI_CMDSET_AMD_LEGACY 0xFFF0
126#endif
127
4f975678
HS		 128#if defined(CONFIG_SYS_FLASH_CFI)
129extern flash_info_t *flash_get_info(ulong base);
130#endif
81b20ccc 131
ed247f48
WD		 132/*-----------------------------------------------------------------------
133 * return codes from flash_write():
134 */
135#define ERR_OK 0
136#define ERR_TIMOUT 1
137#define ERR_NOT_ERASED 2
138#define ERR_PROTECTED 4
139#define ERR_INVAL 8
140#define ERR_ALIGN 16
141#define ERR_UNKNOWN_FLASH_VENDOR 32
142#define ERR_UNKNOWN_FLASH_TYPE 64
143#define ERR_PROG_ERROR 128
144
145/*-----------------------------------------------------------------------
146 * Protection Flags for flash_protect():
147 */
148#define FLAG_PROTECT_SET 0x01
149#define FLAG_PROTECT_CLEAR 0x02
d4fc6012
PP		 150#define FLAG_PROTECT_INVALID 0x03
151/*-----------------------------------------------------------------------
152 * Set Environment according to label:
153 */
154#define FLAG_SETENV 0x80
ed247f48
WD		 155
156/*-----------------------------------------------------------------------
157 * Device IDs
158 */
159
3a7b2c21 160/* Manufacturers inside bank 0 have ids like 0x00xx00xx */
2abbe075 161#define AMD_MANUFACT 0x00010001 /* AMD manuf. ID in D23..D16, D7..D0 */
ed247f48 162#define FUJ_MANUFACT 0x00040004 /* FUJITSU manuf. ID in D23..D16, D7..D0 */
2abbe075
WD		 163#define ATM_MANUFACT 0x001F001F /* ATMEL */
164#define STM_MANUFACT 0x00200020 /* STM (Thomson) manuf. ID in D23.. -"- */
165#define SST_MANUFACT 0x00BF00BF /* SST manuf. ID in D23..D16, D7..D0 */
166#define MT_MANUFACT 0x00890089 /* MT manuf. ID in D23..D16, D7..D0 */
ed247f48 167#define INTEL_MANUFACT 0x00890089 /* INTEL manuf. ID in D23..D16, D7..D0 */
2abbe075 168#define INTEL_ALT_MANU 0x00B000B0 /* alternate INTEL namufacturer ID */
ed247f48 169#define MX_MANUFACT 0x00C200C2 /* MXIC manuf. ID in D23..D16, D7..D0 */
608c9146 170#define TOSH_MANUFACT 0x00980098 /* TOSHIBA manuf. ID in D23..D16, D7..D0 */
1eaeb58e 171#define MT2_MANUFACT 0x002C002C /* alternate MICRON manufacturer ID*/
8e6f1a8e 172#define EXCEL_MANUFACT 0x004A004A /* Excel Semiconductor */
3a7b2c21
NG		 173#define AMIC_MANUFACT 0x00370037 /* AMIC manuf. ID in D23..D16, D7..D0 */
174#define WINB_MANUFACT 0x00DA00DA /* Winbond manuf. ID in D23..D16, D7..D0 */
175
176/* Manufacturers inside bank 1 have ids like 0x01xx01xx */
177#define EON_MANUFACT 0x011C011C /* EON manuf. ID in D23..D16, D7..D0 */
178
179/* Manufacturers inside bank 2 have ids like 0x02xx02xx */
ed247f48
WD		 180
181 /* Micron Technologies (INTEL compat.) */
182#define MT_ID_28F400_T 0x44704470 /* 28F400B3 ID ( 4 M, top boot sector) */
2abbe075 183#define MT_ID_28F400_B 0x44714471 /* 28F400B3 ID ( 4 M, bottom boot sect) */
ed247f48
WD		 184
185#define AMD_ID_LV040B 0x4F /* 29LV040B ID */
186 /* 4 Mbit, 512K x 8, */
187 /* 8 64K x 8 uniform sectors */
8e6f1a8e
WD		 188#define AMD_ID_F033C 0xA3 /* 29LV033C ID */
189 /* 32 Mbit, 4Mbits x 8, */
190 /* 64 64K x 8 uniform sectors */
191#define AMD_ID_F065D 0x93 /* 29LV065D ID */
192 /* 64 Mbit, 8Mbits x 8, */
193 /* 126 64K x 8 uniform sectors */
194#define ATM_ID_LV040 0x13 /* 29LV040B ID */
195 /* 4 Mbit, 512K x 8, */
196 /* 8 64K x 8 uniform sectors */
ed247f48
WD		 197#define AMD_ID_F040B 0xA4 /* 29F040B ID */
198 /* 4 Mbit, 512K x 8, */
199 /* 8 64K x 8 uniform sectors */
2abbe075 200#define STM_ID_M29W040B 0xE3 /* M29W040B ID */
ed247f48
WD		 201 /* 4 Mbit, 512K x 8, */
202 /* 8 64K x 8 uniform sectors */
203#define AMD_ID_F080B 0xD5 /* 29F080 ID ( 1 M) */
5d232d0e
WD		 204 /* 8 Mbit, 512K x 16, */
205 /* 8 64K x 16 uniform sectors */
ed247f48
WD		 206#define AMD_ID_F016D 0xAD /* 29F016 ID ( 2 M x 8) */
207#define AMD_ID_F032B 0x41 /* 29F032 ID ( 4 M x 8) */
208#define AMD_ID_LV116DT 0xC7 /* 29LV116DT ( 2 M x 8, top boot sect) */
8e6f1a8e 209#define AMD_ID_LV116DB 0x4C /* 29LV116DB ( 2 M x 8, bottom boot sect) */
7a8e9bed 210#define AMD_ID_LV016B 0xc8 /* 29LV016 ID ( 2 M x 8) */
ed247f48 211
8e6f1a8e 212#define AMD_ID_PL160CB 0x22452245 /* 29PL160CB ID (16 M, bottom boot sect */
4e5ca3eb 213
ed247f48 214#define AMD_ID_LV400T 0x22B922B9 /* 29LV400T ID ( 4 M, top boot sector) */
2abbe075 215#define AMD_ID_LV400B 0x22BA22BA /* 29LV400B ID ( 4 M, bottom boot sect) */
ed247f48 216
d1cbe85b
WD		 217#define AMD_ID_LV033C 0xA3 /* 29LV033C ID ( 4 M x 8) */
218#define AMD_ID_LV065D 0x93 /* 29LV065D ID ( 8 M x 8) */
ed247f48
WD		 219
220#define AMD_ID_LV800T 0x22DA22DA /* 29LV800T ID ( 8 M, top boot sector) */
2abbe075 221#define AMD_ID_LV800B 0x225B225B /* 29LV800B ID ( 8 M, bottom boot sect) */
ed247f48
WD		 222
223#define AMD_ID_LV160T 0x22C422C4 /* 29LV160T ID (16 M, top boot sector) */
2abbe075 224#define AMD_ID_LV160B 0x22492249 /* 29LV160B ID (16 M, bottom boot sect) */
ed247f48 225
3bbc899f 226#define AMD_ID_DL163T 0x22282228 /* 29DL163T ID (16 M, top boot sector) */
8e6f1a8e 227#define AMD_ID_DL163B 0x222B222B /* 29DL163B ID (16 M, bottom boot sect) */
3bbc899f 228
ed247f48 229#define AMD_ID_LV320T 0x22F622F6 /* 29LV320T ID (32 M, top boot sector) */
efa329cb 230#define MX_ID_LV320T 0x22A722A7 /* 29LV320T by Macronix, AMD compatible */
2abbe075 231#define AMD_ID_LV320B 0x22F922F9 /* 29LV320B ID (32 M, bottom boot sect) */
efa329cb 232#define MX_ID_LV320B 0x22A822A8 /* 29LV320B by Macronix, AMD compatible */
ed247f48
WD		 233
234#define AMD_ID_DL322T 0x22552255 /* 29DL322T ID (32 M, top boot sector) */
2abbe075 235#define AMD_ID_DL322B 0x22562256 /* 29DL322B ID (32 M, bottom boot sect) */
ed247f48 236#define AMD_ID_DL323T 0x22502250 /* 29DL323T ID (32 M, top boot sector) */
2abbe075 237#define AMD_ID_DL323B 0x22532253 /* 29DL323B ID (32 M, bottom boot sect) */
ed247f48
WD		 238#define AMD_ID_DL324T 0x225C225C /* 29DL324T ID (32 M, top boot sector) */
239#define AMD_ID_DL324B 0x225F225F /* 29DL324B ID (32 M, bottom boot sect) */
240
241#define AMD_ID_DL640 0x227E227E /* 29DL640D ID (64 M, dual boot sectors)*/
2abbe075 242#define AMD_ID_MIRROR 0x227E227E /* 1st ID word for MirrorBit family */
8e6f1a8e
WD		 243#define AMD_ID_DL640G_2 0x22022202 /* 2nd ID word for AM29DL640G at 0x38 */
244#define AMD_ID_DL640G_3 0x22012201 /* 3rd ID word for AM29DL640G at 0x3c */
245#define AMD_ID_LV640U_2 0x220C220C /* 2nd ID word for AM29LV640M at 0x38 */
246#define AMD_ID_LV640U_3 0x22012201 /* 3rd ID word for AM29LV640M at 0x3c */
aa5590b6
WD		 247#define AMD_ID_LV640MT_2 0x22102210 /* 2nd ID word for AM29LV640MT at 0x38 */
248#define AMD_ID_LV640MT_3 0x22012201 /* 3rd ID word for AM29LV640MT at 0x3c */
249#define AMD_ID_LV640MB_2 0x22102210 /* 2nd ID word for AM29LV640MB at 0x38 */
250#define AMD_ID_LV640MB_3 0x22002200 /* 3rd ID word for AM29LV640MB at 0x3c */
251#define AMD_ID_LV128U_2 0x22122212 /* 2nd ID word for AM29LV128M at 0x38 */
252#define AMD_ID_LV128U_3 0x22002200 /* 3rd ID word for AM29LV128M at 0x3c */
253#define AMD_ID_LV256U_2 0x22122212 /* 2nd ID word for AM29LV256M at 0x38 */
254#define AMD_ID_LV256U_3 0x22012201 /* 3rd ID word for AM29LV256M at 0x3c */
9d5028c2
WD		 255#define AMD_ID_GL064M_2 0x22132213 /* 2nd ID word for S29GL064M-R6 */
256#define AMD_ID_GL064M_3 0x22012201 /* 3rd ID word for S29GL064M-R6 */
45237bc0
WD		 257#define AMD_ID_GL064MT_2 0x22102210 /* 2nd ID word for S29GL064M-R3 (top boot sector) */
258#define AMD_ID_GL064MT_3 0x22012201 /* 3rd ID word for S29GL064M-R3 (top boot sector) */
7299712c
MB		 259#define AMD_ID_GL128N_2 0x22212221 /* 2nd ID word for S29GL128N */
260#define AMD_ID_GL128N_3 0x22012201 /* 3rd ID word for S29GL128N */
261
d4ca31c4 262
8e6f1a8e 263#define AMD_ID_LV320B_2 0x221A221A /* 2d ID word for AM29LV320MB at 0x38 */
d4ca31c4 264#define AMD_ID_LV320B_3 0x22002200 /* 3d ID word for AM29LV320MB at 0x3c */
71f95118 265
ed247f48 266#define AMD_ID_LV640U 0x22D722D7 /* 29LV640U ID (64 M, uniform sectors) */
8e6f1a8e 267#define AMD_ID_LV650U 0x22D722D7 /* 29LV650U ID (64 M, uniform sectors) */
ed247f48 268
8b07a110 269#define ATM_ID_BV1614 0x000000C0 /* 49BV1614 ID */
2abbe075 270#define ATM_ID_BV1614A 0x000000C8 /* 49BV1614A ID */
8b07a110 271#define ATM_ID_BV6416 0x000000D6 /* 49BV6416 ID */
dc7c9a1a 272
2abbe075
WD		 273#define FUJI_ID_29F800BA 0x22582258 /* MBM29F800BA ID (8M) */
274#define FUJI_ID_29F800TA 0x22D622D6 /* MBM29F800TA ID (8M) */
bf9e3b38 275#define FUJI_ID_29LV650UE 0x22d722d7 /* MBM29LV650UE/651UE ID (8M = 128 x 32kWord) */
56f94be3 276
2abbe075
WD		 277#define SST_ID_xF200A 0x27892789 /* 39xF200A ID ( 2M = 128K x 16 ) */
278#define SST_ID_xF400A 0x27802780 /* 39xF400A ID ( 4M = 256K x 16 ) */
279#define SST_ID_xF800A 0x27812781 /* 39xF800A ID ( 8M = 512K x 16 ) */
280#define SST_ID_xF160A 0x27822782 /* 39xF800A ID (16M = 1M x 16 ) */
4d535b51
SR		 281#define SST_ID_xF1601 0x234B234B /* 39xF1601 ID (16M = 1M x 16 ) */
282#define SST_ID_xF1602 0x234A234A /* 39xF1602 ID (16M = 1M x 16 ) */
283#define SST_ID_xF3201 0x235B235B /* 39xF3201 ID (32M = 2M x 16 ) */
284#define SST_ID_xF3202 0x235A235A /* 39xF3202 ID (32M = 2M x 16 ) */
285#define SST_ID_xF6401 0x236B236B /* 39xF6401 ID (64M = 4M x 16 ) */
286#define SST_ID_xF6402 0x236A236A /* 39xF6402 ID (64M = 4M x 16 ) */
ba94a1bb 287#define SST_ID_xF020 0xBFD6BFD6 /* 39xF020 ID (256KB = 2Mbit x 8) */
d1cbe85b 288#define SST_ID_xF040 0xBFD7BFD7 /* 39xF040 ID (512KB = 4Mbit x 8) */
ed247f48 289
2abbe075 290#define STM_ID_F040B 0xE2 /* M29F040B ID ( 4M = 512K x 8 ) */
ed247f48
WD		 291 /* 8 64K x 8 uniform sectors */
292
2abbe075
WD		 293#define STM_ID_x800AB 0x005B005B /* M29W800AB ID (8M = 512K x 16 ) */
294#define STM_ID_29W320DT 0x22CA22CA /* M29W320DT ID (32 M, top boot sector) */
295#define STM_ID_29W320DB 0x22CB22CB /* M29W320DB ID (32 M, bottom boot sect) */
8e709bbb
AL		 296#define STM_ID_29W320ET 0x22562256 /* M29W320ET ID (32 M, top boot sector) */
297#define STM_ID_29W320EB 0x22572257 /* M29W320EB ID (32 M, bottom boot sect)*/
ed247f48 298#define STM_ID_29W040B 0x00E300E3 /* M29W040B ID (4M = 512K x 8) */
0afe519a 299#define FLASH_PSD4256GV 0x00E9 /* PSD4256 Flash and CPLD combination */
ed247f48
WD		 300
301#define INTEL_ID_28F016S 0x66a066a0 /* 28F016S[VS] ID (16M = 512k x 16) */
302#define INTEL_ID_28F800B3T 0x88928892 /* 8M = 512K x 16 top boot sector */
303#define INTEL_ID_28F800B3B 0x88938893 /* 8M = 512K x 16 bottom boot sector */
304#define INTEL_ID_28F160B3T 0x88908890 /* 16M = 1M x 16 top boot sector */
305#define INTEL_ID_28F160B3B 0x88918891 /* 16M = 1M x 16 bottom boot sector */
306#define INTEL_ID_28F320B3T 0x88968896 /* 32M = 2M x 16 top boot sector */
307#define INTEL_ID_28F320B3B 0x88978897 /* 32M = 2M x 16 bottom boot sector */
308#define INTEL_ID_28F640B3T 0x88988898 /* 64M = 4M x 16 top boot sector */
309#define INTEL_ID_28F640B3B 0x88998899 /* 64M = 4M x 16 bottom boot sector */
310#define INTEL_ID_28F160F3B 0x88F488F4 /* 16M = 1M x 16 bottom boot sector */
311
312#define INTEL_ID_28F800C3T 0x88C088C0 /* 8M = 512K x 16 top boot sector */
313#define INTEL_ID_28F800C3B 0x88C188C1 /* 8M = 512K x 16 bottom boot sector */
314#define INTEL_ID_28F160C3T 0x88C288C2 /* 16M = 1M x 16 top boot sector */
315#define INTEL_ID_28F160C3B 0x88C388C3 /* 16M = 1M x 16 bottom boot sector */
316#define INTEL_ID_28F320C3T 0x88C488C4 /* 32M = 2M x 16 top boot sector */
317#define INTEL_ID_28F320C3B 0x88C588C5 /* 32M = 2M x 16 bottom boot sector */
318#define INTEL_ID_28F640C3T 0x88CC88CC /* 64M = 4M x 16 top boot sector */
319#define INTEL_ID_28F640C3B 0x88CD88CD /* 64M = 4M x 16 bottom boot sector */
320
f6e20fc6 321#define INTEL_ID_28F128J3 0x89188918 /* 16M = 8M x 16 x 128 */
6dd652fa
WD		 322#define INTEL_ID_28F320J5 0x00140014 /* 32M = 128K x 32 */
323#define INTEL_ID_28F640J5 0x00150015 /* 64M = 128K x 64 */
324#define INTEL_ID_28F320J3A 0x00160016 /* 32M = 128K x 32 */
325#define INTEL_ID_28F640J3A 0x00170017 /* 64M = 128K x 64 */
326#define INTEL_ID_28F128J3A 0x00180018 /* 128M = 128K x 128 */
97c8d0bb 327#define INTEL_ID_28F256J3A 0x001D001D /* 256M = 128K x 256 */
6f21347d 328#define INTEL_ID_28F256L18T 0x880D880D /* 256M = 128K x 255 + 32k x 4 */
b54d32b4
WD		 329#define INTEL_ID_28F64K3 0x88018801 /* 64M = 32K x 255 + 32k x 4 */
330#define INTEL_ID_28F128K3 0x88028802 /* 128M = 64K x 255 + 32k x 4 */
331#define INTEL_ID_28F256K3 0x88038803 /* 256M = 128K x 255 + 32k x 4 */
79b4cda0
SR		 332#define INTEL_ID_28F64P30T 0x88178817 /* 64M = 32K x 255 + 32k x 4 */
333#define INTEL_ID_28F64P30B 0x881A881A /* 64M = 32K x 255 + 32k x 4 */
334#define INTEL_ID_28F128P30T 0x88188818 /* 128M = 64K x 255 + 32k x 4 */
335#define INTEL_ID_28F128P30B 0x881B881B /* 128M = 64K x 255 + 32k x 4 */
336#define INTEL_ID_28F256P30T 0x88198819 /* 256M = 128K x 255 + 32k x 4 */
337#define INTEL_ID_28F256P30B 0x881C881C /* 256M = 128K x 255 + 32k x 4 */
ed247f48
WD		 338
339#define INTEL_ID_28F160S3 0x00D000D0 /* 16M = 512K x 32 (64kB x 32) */
340#define INTEL_ID_28F320S3 0x00D400D4 /* 32M = 512K x 64 (64kB x 64) */
341
342/* Note that the Sharp 28F016SC is compatible with the Intel E28F016SC */
343#define SHARP_ID_28F016SCL 0xAAAAAAAA /* LH28F016SCT-L95 2Mx8, 32 64k blocks */
344#define SHARP_ID_28F016SCZ 0xA0A0A0A0 /* LH28F016SCT-Z4 2Mx8, 32 64k blocks */
345#define SHARP_ID_28F008SC 0xA6A6A6A6 /* LH28F008SCT-L12 1Mx8, 16 64k blocks */
346 /* LH28F008SCR-L85 1Mx8, 16 64k blocks */
347
2abbe075
WD		 348#define TOSH_ID_FVT160 0xC2 /* TC58FVT160 ID (16 M, top ) */
349#define TOSH_ID_FVB160 0x43 /* TC58FVT160 ID (16 M, bottom ) */
6bd2447e 350#define PHILIPS_LPC2292 0x0401FF13 /* LPC2292 internal FLASH */
608c9146 351
ed247f48
WD		 352/*-----------------------------------------------------------------------
353 * Internal FLASH identification codes
354 *
355 * Be careful when adding new type! Odd numbers are "bottom boot sector" types!
356 */
357
2abbe075
WD		 358#define FLASH_AM040 0x0001 /* AMD Am29F040B, Am29LV040B */
359 /* Bright Micro BM29F040 */
360 /* Fujitsu MBM29F040A */
361 /* STM M29W040B */
362 /* SGS Thomson M29F040B */
363 /* 8 64K x 8 uniform sectors */
ed247f48
WD		 364#define FLASH_AM400T 0x0002 /* AMD AM29LV400 */
365#define FLASH_AM400B 0x0003
366#define FLASH_AM800T 0x0004 /* AMD AM29LV800 */
367#define FLASH_AM800B 0x0005
368#define FLASH_AM116DT 0x0026 /* AMD AM29LV116DT (2Mx8bit) */
138ff60c 369#define FLASH_AM116DB 0x0027 /* AMD AM29LV116DB (2Mx8bit) */
ed247f48 370#define FLASH_AM160T 0x0006 /* AMD AM29LV160 */
2abbe075 371#define FLASH_AM160LV 0x0046 /* AMD29LV160DB (2M = 2Mx8bit ) */
ed247f48
WD		 372#define FLASH_AM160B 0x0007
373#define FLASH_AM320T 0x0008 /* AMD AM29LV320 */
374#define FLASH_AM320B 0x0009
375
2abbe075
WD		 376#define FLASH_AM080 0x000A /* AMD Am29F080B */
377 /* 16 64K x 8 uniform sectors */
5d232d0e 378
ed247f48
WD		 379#define FLASH_AMDL322T 0x0010 /* AMD AM29DL322 */
380#define FLASH_AMDL322B 0x0011
381#define FLASH_AMDL323T 0x0012 /* AMD AM29DL323 */
382#define FLASH_AMDL323B 0x0013
383#define FLASH_AMDL324T 0x0014 /* AMD AM29DL324 */
384#define FLASH_AMDL324B 0x0015
385
8e6f1a8e
WD		 386#define FLASH_AMDLV033C 0x0018
387#define FLASH_AMDLV065D 0x001A
d1cbe85b 388
ed247f48
WD		 389#define FLASH_AMDL640 0x0016 /* AMD AM29DL640D */
390#define FLASH_AMD016 0x0018 /* AMD AM29F016D */
8e6f1a8e
WD		 391#define FLASH_AMDL640MB 0x0019 /* AMD AM29LV640MB (64M, bottom boot sect)*/
392#define FLASH_AMDL640MT 0x001A /* AMD AM29LV640MT (64M, top boot sect) */
ed247f48
WD		 393
394#define FLASH_SST200A 0x0040 /* SST 39xF200A ID ( 2M = 128K x 16 ) */
395#define FLASH_SST400A 0x0042 /* SST 39xF400A ID ( 4M = 256K x 16 ) */
396#define FLASH_SST800A 0x0044 /* SST 39xF800A ID ( 8M = 512K x 16 ) */
397#define FLASH_SST160A 0x0046 /* SST 39xF160A ID ( 16M = 1M x 16 ) */
4d535b51
SR		 398#define FLASH_SST320 0x0048 /* SST 39xF160A ID ( 16M = 1M x 16 ) */
399#define FLASH_SST640 0x004A /* SST 39xF160A ID ( 16M = 1M x 16 ) */
ba94a1bb 400#define FLASH_SST020 0x0024 /* SST 39xF020 ID (256KB = 2Mbit x 8 ) */
d1cbe85b 401#define FLASH_SST040 0x000E /* SST 39xF040 ID (512KB = 4Mbit x 8 ) */
ed247f48
WD		 402
403#define FLASH_STM800AB 0x0051 /* STM M29WF800AB ( 8M = 512K x 16 ) */
2abbe075
WD		 404#define FLASH_STMW320DT 0x0052 /* STM M29W320DT (32 M, top boot sector) */
405#define FLASH_STMW320DB 0x0053 /* STM M29W320DB (32 M, bottom boot sect)*/
ed247f48
WD		 406#define FLASH_STM320DB 0x00CB /* STM M29W320DB (4M = 64K x 64, bottom)*/
407#define FLASH_STM800DT 0x00D7 /* STM M29W800DT (1M = 64K x 16, top) */
408#define FLASH_STM800DB 0x005B /* STM M29W800DB (1M = 64K x 16, bottom)*/
409
410#define FLASH_28F400_T 0x0062 /* MT 28F400B3 ID ( 4M = 256K x 16 ) */
411#define FLASH_28F400_B 0x0063 /* MT 28F400B3 ID ( 4M = 256K x 16 ) */
412
413#define FLASH_INTEL800T 0x0074 /* INTEL 28F800B3T ( 8M = 512K x 16 ) */
414#define FLASH_INTEL800B 0x0075 /* INTEL 28F800B3B ( 8M = 512K x 16 ) */
415#define FLASH_INTEL160T 0x0076 /* INTEL 28F160B3T ( 16M = 1 M x 16 ) */
416#define FLASH_INTEL160B 0x0077 /* INTEL 28F160B3B ( 16M = 1 M x 16 ) */
417#define FLASH_INTEL320T 0x0078 /* INTEL 28F320B3T ( 32M = 2 M x 16 ) */
418#define FLASH_INTEL320B 0x0079 /* INTEL 28F320B3B ( 32M = 2 M x 16 ) */
419#define FLASH_INTEL640T 0x007A /* INTEL 28F320B3T ( 64M = 4 M x 16 ) */
420#define FLASH_INTEL640B 0x007B /* INTEL 28F320B3B ( 64M = 4 M x 16 ) */
421
ed247f48
WD		 422#define FLASH_28F008S5 0x0080 /* Intel 28F008S5 ( 1M = 64K x 16 ) */
423#define FLASH_28F016SV 0x0081 /* Intel 28F016SV ( 16M = 512k x 32 ) */
424#define FLASH_28F800_B 0x0083 /* Intel E28F800B ( 1M = ? ) */
2abbe075 425#define FLASH_AM29F800B 0x0084 /* AMD Am29F800BB ( 1M = ? ) */
ed247f48
WD		 426#define FLASH_28F320J5 0x0085 /* Intel 28F320J5 ( 4M = 128K x 32 ) */
427#define FLASH_28F160S3 0x0086 /* Intel 28F160S3 ( 16M = 512K x 32 ) */
428#define FLASH_28F320S3 0x0088 /* Intel 28F320S3 ( 32M = 512K x 64 ) */
429#define FLASH_AM640U 0x0090 /* AMD Am29LV640U ( 64M = 4M x 16 ) */
430#define FLASH_AM033C 0x0091 /* AMD AM29LV033 ( 32M = 4M x 8 ) */
2abbe075
WD		 431#define FLASH_LH28F016SCT 0x0092 /* Sharp 28F016SCT ( 8 Meg Flash SIMM ) */
432#define FLASH_28F160F3B 0x0093 /* Intel 28F160F3B ( 16M = 1M x 16 ) */
8e6f1a8e 433#define FLASH_AM065D 0x0093
ed247f48 434
2abbe075 435#define FLASH_28F640J5 0x0099 /* INTEL 28F640J5 ( 64M = 128K x 64) */
ed247f48 436
2abbe075
WD		 437#define FLASH_28F800C3T 0x009A /* Intel 28F800C3T ( 8M = 512K x 16 ) */
438#define FLASH_28F800C3B 0x009B /* Intel 28F800C3B ( 8M = 512K x 16 ) */
439#define FLASH_28F160C3T 0x009C /* Intel 28F160C3T ( 16M = 1M x 16 ) */
440#define FLASH_28F160C3B 0x009D /* Intel 28F160C3B ( 16M = 1M x 16 ) */
441#define FLASH_28F320C3T 0x009E /* Intel 28F320C3T ( 32M = 2M x 16 ) */
442#define FLASH_28F320C3B 0x009F /* Intel 28F320C3B ( 32M = 2M x 16 ) */
443#define FLASH_28F640C3T 0x00A0 /* Intel 28F640C3T ( 64M = 4M x 16 ) */
444#define FLASH_28F640C3B 0x00A1 /* Intel 28F640C3B ( 64M = 4M x 16 ) */
8e6f1a8e
WD		 445#define FLASH_AMLV320U 0x00A2 /* AMD 29LV320M ( 32M = 2M x 16 ) */
446
447#define FLASH_AM033 0x00A3 /* AMD AmL033C90V1 (32M = 4M x 8) */
448#define FLASH_AM065 0x0093 /* AMD AmL065DU12RI (64M = 8M x 8) */
449#define FLASH_AT040 0x00A5 /* Amtel AT49LV040 (4M = 512K x 8) */
450
451#define FLASH_AMLV640U 0x00A4 /* AMD 29LV640M ( 64M = 4M x 16 ) */
f12e568c 452#define FLASH_AMLV128U 0x00A6 /* AMD 29LV128M ( 128M = 8M x 16 ) */
8e6f1a8e 453#define FLASH_AMLV320B 0x00A7 /* AMD 29LV320MB ( 32M = 2M x 16 ) */
d4ca31c4 454#define FLASH_AMLV320T 0x00A8 /* AMD 29LV320MT ( 32M = 2M x 16 ) */
4d13cbad 455#define FLASH_AMLV256U 0x00AA /* AMD 29LV256M ( 256M = 16M x 16 ) */
8e6f1a8e 456#define FLASH_MXLV320B 0x00AB /* MX 29LV320MB ( 32M = 2M x 16 ) */
efa329cb 457#define FLASH_MXLV320T 0x00AC /* MX 29LV320MT ( 32M = 2M x 16 ) */
b54d32b4 458#define FLASH_28F256L18T 0x00B0 /* Intel 28F256L18T 256M = 128K x 255 + 32k x 4 */
d4ca31c4
WD		 459#define FLASH_AMDL163T 0x00B2 /* AMD AM29DL163T (2M x 16 ) */
460#define FLASH_AMDL163B 0x00B3
b54d32b4 461#define FLASH_28F64K3 0x00B4 /* Intel 28F64K3 ( 64M) */
8e6f1a8e
WD		 462#define FLASH_28F128K3 0x00B6 /* Intel 28F128K3 ( 128M = 8M x 16 ) */
463#define FLASH_28F256K3 0x00B8 /* Intel 28F256K3 ( 256M = 16M x 16 ) */
b54d32b4
WD		 464
465#define FLASH_28F320J3A 0x00C0 /* INTEL 28F320J3A ( 32M = 128K x 32) */
466#define FLASH_28F640J3A 0x00C2 /* INTEL 28F640J3A ( 64M = 128K x 64) */
467#define FLASH_28F128J3A 0x00C4 /* INTEL 28F128J3A (128M = 128K x 128) */
97c8d0bb 468#define FLASH_28F256J3A 0x00C6 /* INTEL 28F256J3A (256M = 128K x 256) */
ed247f48 469
b54d32b4 470#define FLASH_FUJLV650 0x00D0 /* Fujitsu MBM 29LV650UE/651UE */
8e6f1a8e 471#define FLASH_MT28S4M16LC 0x00E1 /* Micron MT28S4M16LC */
9d5028c2 472#define FLASH_S29GL064M 0x00F0 /* Spansion S29GL064M-R6 */
7299712c 473#define FLASH_S29GL128N 0x00F1 /* Spansion S29GL128N */
bf9e3b38 474
ed247f48
WD		 475#define FLASH_UNKNOWN 0xFFFF /* unknown flash type */
476
477
478/* manufacturer offsets
479 */
480#define FLASH_MAN_AMD 0x00000000 /* AMD */
481#define FLASH_MAN_FUJ 0x00010000 /* Fujitsu */
482#define FLASH_MAN_BM 0x00020000 /* Bright Microelectronics */
483#define FLASH_MAN_MX 0x00030000 /* MXIC */
484#define FLASH_MAN_STM 0x00040000
2abbe075 485#define FLASH_MAN_TOSH 0x00050000 /* Toshiba */
8e6f1a8e 486#define FLASH_MAN_EXCEL 0x00060000 /* Excel Semiconductor */
ed247f48 487#define FLASH_MAN_SST 0x00100000
2abbe075 488#define FLASH_MAN_INTEL 0x00300000
ed247f48 489#define FLASH_MAN_MT 0x00400000
2abbe075 490#define FLASH_MAN_SHARP 0x00500000
8e6f1a8e 491#define FLASH_MAN_ATM 0x00600000
260421a2 492#define FLASH_MAN_CFI 0x01000000
ed247f48
WD		 493
494
2abbe075 495#define FLASH_TYPEMASK 0x0000FFFF /* extract FLASH type information */
ed247f48
WD		 496#define FLASH_VENDMASK 0xFFFF0000 /* extract FLASH vendor information */
497
498#define FLASH_AMD_COMP 0x000FFFFF /* Up to this ID, FLASH is compatible */
499 /* with AMD, Fujitsu and SST */
500 /* (JEDEC standard commands ?) */
501
502#define FLASH_BTYPE 0x0001 /* mask for bottom boot sector type */
503
504/*-----------------------------------------------------------------------
505 * Timeout constants:
506 *
507 * We can't find any specifications for maximum chip erase times,
508 * so these values are guestimates.
509 */
510#define FLASH_ERASE_TIMEOUT 120000 /* timeout for erasing in ms */
511#define FLASH_WRITE_TIMEOUT 500 /* timeout for writes in ms */
512
6d0f6bcf 513#endif /* !CONFIG_SYS_NO_FLASH */
ed247f48
WD		 514
515#endif /* _FLASH_H_ */
"Das U-Boot" Source Tree