]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/netdev.h
net/ethoc: implement MDIO bus and support phylib
[people/ms/u-boot.git] / include / netdev.h
CommitLineData
89973f8a
BW
1/*
2 * (C) Copyright 2008
3 * Benjamin Warren, biggerbadderben@gmail.com
4 *
1a459660 5 * SPDX-License-Identifier: GPL-2.0+
89973f8a
BW
6 */
7
8/*
9 * netdev.h - definitions an prototypes for network devices
10 */
11
12#ifndef _NETDEV_H_
13#define _NETDEV_H_
14
15/*
16 * Board and CPU-specific initialization functions
17 * board_eth_init() has highest priority. cpu_eth_init() only
18 * gets called if board_eth_init() isn't instantiated or fails.
19 * Return values:
20 * 0: success
21 * -1: failure
22 */
23
24int board_eth_init(bd_t *bis);
25int cpu_eth_init(bd_t *bis);
26
27/* Driver initialization prototypes */
c041e9d2 28int at91emac_register(bd_t *bis, unsigned long iobase);
bd6ce9d1
WD
29int au1x00_enet_initialize(bd_t*);
30int ax88180_initialize(bd_t *bis);
799e125c 31int bcm_sf2_eth_register(bd_t *bis, u8 dev_num);
89973f8a 32int bfin_EMAC_initialize(bd_t *bis);
efdd7319 33int calxedaxgmac_initialize(u32 id, ulong base_addr);
b1c0eaac 34int cs8900_initialize(u8 dev_num, int base_addr);
8453587e 35int davinci_emac_initialize(void);
bd6ce9d1 36int dc21x4x_initialize(bd_t *bis);
92a190aa 37int designware_initialize(ulong base_addr, u32 interface);
bd6ce9d1 38int dm9000_initialize(bd_t *bis);
62cbc408 39int dnet_eth_initialize(int id, void *regs, unsigned int phy_addr);
ad3381cf 40int e1000_initialize(bd_t *bis);
10efa024 41int eepro100_initialize(bd_t *bis);
a61a8196
RM
42int enc28j60_initialize(unsigned int bus, unsigned int cs,
43 unsigned int max_hz, unsigned int mode);
594d57d0 44int ep93xx_eth_initialize(u8 dev_num, int base_addr);
164846ee 45int eth_3com_initialize (bd_t * bis);
bd6ce9d1 46int ethoc_initialize(u8 dev_num, int base_addr);
3456a148 47int fec_initialize (bd_t *bis);
bd6ce9d1 48int fecmxc_initialize(bd_t *bis);
9e27e9dc 49int fecmxc_initialize_multi(bd_t *bis, int dev_id, int phy_id, uint32_t addr);
b3dbf4a5 50int ftgmac100_initialize(bd_t *bits);
750326e5 51int ftmac100_initialize(bd_t *bits);
c4775476 52int ftmac110_initialize(bd_t *bits);
89973f8a 53int greth_initialize(bd_t *bis);
6aca145e 54void gt6426x_eth_initialize(bd_t *bis);
45a1693a 55int ks8851_mll_initialize(u8 dev_num, int base_addr);
b7ad4109 56int lan91c96_initialize(u8 dev_num, int base_addr);
ac2916a2 57int lpc32xx_eth_initialize(bd_t *bis);
89973f8a
BW
58int macb_eth_initialize(int id, void *regs, unsigned int phy_addr);
59int mcdmafec_initialize(bd_t *bis);
60int mcffec_initialize(bd_t *bis);
a0aad08f 61int mpc512x_fec_initialize(bd_t *bis);
e1d7480b 62int mpc5xxx_fec_initialize(bd_t *bis);
ba705b5b 63int mpc82xx_scc_enet_initialize(bd_t *bis);
d44265ad 64int mvgbe_initialize(bd_t *bis);
19fc2eae 65int mvneta_initialize(bd_t *bis, int base_addr, int devnum, int phy_addr);
b902b8dd 66int natsemi_initialize(bd_t *bis);
d0201692 67int ne2k_register(void);
cc94074e 68int npe_initialize(bd_t *bis);
19403633 69int ns8382x_initialize(bd_t *bis);
e3090534 70int pcnet_initialize(bd_t *bis);
25a85906 71int ppc_4xx_eth_initialize (bd_t *bis);
0b252f50 72int rtl8139_initialize(bd_t *bis);
02d69891 73int rtl8169_initialize(bd_t *bis);
9eb79bd8 74int scc_initialize(bd_t *bis);
bd6ce9d1 75int sh_eth_initialize(bd_t *bis);
89973f8a 76int skge_initialize(bd_t *bis);
7194ab80 77int smc91111_initialize(u8 dev_num, int base_addr);
bd6ce9d1 78int smc911x_initialize(u8 dev_num, int base_addr);
ccdd12f8 79int tsi108_eth_initialize(bd_t *bis);
2b5243fc 80int uec_standard_init(bd_t *bis);
89973f8a 81int uli526x_initialize(bd_t *bis);
79788bb1 82int armada100_fec_register(unsigned long base_addr);
df482650
SL
83int xilinx_ll_temac_eth_init(bd_t *bis, unsigned long base_addr, int flags,
84 unsigned long ctrl_addr);
df482650
SL
85/*
86 * As long as the Xilinx xps_ll_temac ethernet driver has not its own interface
87 * exported by a public hader file, we need a global definition at this point.
88 */
89#if defined(CONFIG_XILINX_LL_TEMAC)
90#define XILINX_LL_TEMAC_M_FIFO 0 /* use FIFO Ctrl */
91#define XILINX_LL_TEMAC_M_SDMA_PLB (1 << 0)/* use SDMA Ctrl via PLB */
92#define XILINX_LL_TEMAC_M_SDMA_DCR (1 << 1)/* use SDMA Ctrl via DCR */
93#endif
89973f8a
BW
94
95/* Boards with PCI network controllers can call this from their board_eth_init()
96 * function to initialize whatever's on board.
97 * Return value is total # of devices found */
98
99static inline int pci_eth_init(bd_t *bis)
100{
101 int num = 0;
e3090534 102
10efa024
BW
103#ifdef CONFIG_PCI
104
105#ifdef CONFIG_EEPRO100
106 num += eepro100_initialize(bis);
107#endif
8ca0b3f9
BW
108#ifdef CONFIG_TULIP
109 num += dc21x4x_initialize(bis);
110#endif
ad3381cf
BW
111#ifdef CONFIG_E1000
112 num += e1000_initialize(bis);
113#endif
e3090534
BW
114#ifdef CONFIG_PCNET
115 num += pcnet_initialize(bis);
116#endif
b902b8dd
BW
117#ifdef CONFIG_NATSEMI
118 num += natsemi_initialize(bis);
119#endif
19403633
BW
120#ifdef CONFIG_NS8382X
121 num += ns8382x_initialize(bis);
122#endif
0b252f50
BW
123#if defined(CONFIG_RTL8139)
124 num += rtl8139_initialize(bis);
125#endif
02d69891
BW
126#if defined(CONFIG_RTL8169)
127 num += rtl8169_initialize(bis);
128#endif
b11f664f 129#if defined(CONFIG_ULI526X)
89973f8a
BW
130 num += uli526x_initialize(bis);
131#endif
10efa024
BW
132
133#endif /* CONFIG_PCI */
89973f8a
BW
134 return num;
135}
136
fe428b90
TK
137struct mii_dev *fec_get_miibus(uint32_t base_addr, int dev_id);
138#ifdef CONFIG_PHYLIB
139struct phy_device;
140int fec_probe(bd_t *bd, int dev_id, uint32_t base_addr,
141 struct mii_dev *bus, struct phy_device *phydev);
142#else
2e5f4421
MV
143/*
144 * Allow FEC to fine-tune MII configuration on boards which require this.
145 */
146int fecmxc_register_mii_postcall(struct eth_device *dev, int (*cb)(int));
fe428b90 147#endif
2e5f4421 148
89973f8a 149#endif /* _NETDEV_H_ */