]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/post.h
EHCI: fix root hub device descriptor
[people/ms/u-boot.git] / include / post.h
CommitLineData
7133d4c4
WD
1/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23#ifndef _POST_H
24#define _POST_H
25
26#ifndef __ASSEMBLY__
27#include <common.h>
28#endif
29
30#ifdef CONFIG_POST
31
32#define POST_POWERON 0x01 /* test runs on power-on booting */
8564acf9
WD
33#define POST_NORMAL 0x02 /* test runs on normal booting */
34#define POST_SLOWTEST 0x04 /* test is slow, enabled by key press */
7133d4c4
WD
35#define POST_POWERTEST 0x08 /* test runs after watchdog reset */
36
27b207fd
WD
37#define POST_COLDBOOT 0x80 /* first boot after power-on */
38
7133d4c4
WD
39#define POST_ROM 0x0100 /* test runs in ROM */
40#define POST_RAM 0x0200 /* test runs in RAM */
41#define POST_MANUAL 0x0400 /* test runs on diag command */
42#define POST_REBOOT 0x0800 /* test may cause rebooting */
228f29ac 43#define POST_PREREL 0x1000 /* test runs before relocation */
7133d4c4 44
b428f6a8 45#define POST_CRITICAL 0x2000 /* Use failbootcmd if test failed */
28a38506 46#define POST_STOP 0x4000 /* Interrupt POST sequence on fail */
b428f6a8 47
7133d4c4 48#define POST_MEM (POST_RAM | POST_ROM)
8564acf9
WD
49#define POST_ALWAYS (POST_NORMAL | \
50 POST_SLOWTEST | \
51 POST_MANUAL | \
7133d4c4
WD
52 POST_POWERON )
53
b428f6a8
YT
54#define POST_FAIL_SAVE 0x80
55
e070a56c
MZ
56#define POST_BEFORE 1
57#define POST_AFTER 0
58#define POST_PASSED 1
59#define POST_FAILED 0
60
7133d4c4
WD
61#ifndef __ASSEMBLY__
62
63struct post_test {
64 char *name;
65 char *cmd;
66 char *desc;
67 int flags;
68 int (*test) (int flags);
4532cb69
WD
69 int (*init_f) (void);
70 void (*reloc) (void);
228f29ac 71 unsigned long testid;
7133d4c4 72};
4532cb69 73int post_init_f (void);
7133d4c4
WD
74void post_bootmode_init (void);
75int post_bootmode_get (unsigned int * last_test);
76void post_bootmode_clear (void);
228f29ac 77void post_output_backlog ( void );
7133d4c4
WD
78int post_run (char *name, int flags);
79int post_info (char *name);
80int post_log (char *format, ...);
521af04d 81#ifndef CONFIG_RELOC_FIXUP_WORKS
7133d4c4 82void post_reloc (void);
521af04d 83#endif
4532cb69 84unsigned long post_time_ms (unsigned long base);
7133d4c4
WD
85
86extern struct post_test post_list[];
87extern unsigned int post_list_size;
27b207fd 88extern int post_hotkeys_pressed(void);
7133d4c4 89
ce82ff05
YT
90/*
91 * If GCC is configured to use a version of GAS that supports
92 * the .gnu_attribute directive, it will use that directive to
93 * record certain properties of the output code.
94 * This feature is new to GCC 4.3.0.
95 * .gnu_attribute is new to GAS 2.18.
96 */
97#if (__GNUC__ >= 4 && __GNUC_MINOR__ >= 3)
98/* Tag_GNU_Power_ABI_FP/soft-float */
99#define GNU_FPOST_ATTR asm(".gnu_attribute 4, 2");
100#else
101#define GNU_FPOST_ATTR
102#endif /* __GNUC__ */
7133d4c4
WD
103#endif /* __ASSEMBLY__ */
104
6d0f6bcf
JCPV
105#define CONFIG_SYS_POST_RTC 0x00000001
106#define CONFIG_SYS_POST_WATCHDOG 0x00000002
107#define CONFIG_SYS_POST_MEMORY 0x00000004
108#define CONFIG_SYS_POST_CPU 0x00000008
109#define CONFIG_SYS_POST_I2C 0x00000010
110#define CONFIG_SYS_POST_CACHE 0x00000020
111#define CONFIG_SYS_POST_UART 0x00000040
112#define CONFIG_SYS_POST_ETHER 0x00000080
113#define CONFIG_SYS_POST_SPI 0x00000100
114#define CONFIG_SYS_POST_USB 0x00000200
115#define CONFIG_SYS_POST_SPR 0x00000400
116#define CONFIG_SYS_POST_SYSMON 0x00000800
117#define CONFIG_SYS_POST_DSP 0x00001000
118#define CONFIG_SYS_POST_OCM 0x00002000
119#define CONFIG_SYS_POST_FPU 0x00004000
120#define CONFIG_SYS_POST_ECC 0x00008000
121#define CONFIG_SYS_POST_BSPEC1 0x00010000
122#define CONFIG_SYS_POST_BSPEC2 0x00020000
123#define CONFIG_SYS_POST_BSPEC3 0x00040000
124#define CONFIG_SYS_POST_BSPEC4 0x00080000
125#define CONFIG_SYS_POST_BSPEC5 0x00100000
126#define CONFIG_SYS_POST_CODEC 0x00200000
7133d4c4
WD
127
128#endif /* CONFIG_POST */
129
130#endif /* _POST_H */