]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/spi_flash.h
driver/mtd/spi:Read 8KB data chunk during u-boot load in SPL
[people/ms/u-boot.git] / include / spi_flash.h
CommitLineData
d25ce7d2 1/*
a5e8199a 2 * Common SPI flash Interface
d25ce7d2
HS
3 *
4 * Copyright (C) 2008 Atmel Corporation
a5e8199a 5 * Copyright (C) 2013 Jagannadha Sutradharudu Teki, Xilinx Inc.
d25ce7d2
HS
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
3765b3e7 12 * version 2 as published by the Free Software Foundation.
d25ce7d2 13 */
a5e8199a 14
d25ce7d2
HS
15#ifndef _SPI_FLASH_H_
16#define _SPI_FLASH_H_
17
18#include <spi.h>
e06ab654 19#include <linux/types.h>
32b11273 20#include <linux/compiler.h>
d25ce7d2 21
2ba863fa
JT
22/* sf param flags */
23#define SECT_4K 1 << 1
24#define SECT_32K 1 << 2
25#define E_FSR 1 << 3
3163aaa6
JT
26#define WR_QPP 1 << 4
27
28/* Enum list - Full read commands */
4e09cc1e
JT
29enum spi_read_cmds {
30 ARRAY_SLOW = 1 << 0,
31 DUAL_OUTPUT_FAST = 1 << 1,
32 DUAL_IO_FAST = 1 << 2,
3163aaa6 33 QUAD_OUTPUT_FAST = 1 << 3,
c4ba0d82 34 QUAD_IO_FAST = 1 << 4,
4e09cc1e
JT
35};
36#define RD_EXTN ARRAY_SLOW | DUAL_OUTPUT_FAST | DUAL_IO_FAST
c4ba0d82 37#define RD_FULL RD_EXTN | QUAD_OUTPUT_FAST | QUAD_IO_FAST
4e09cc1e 38
f77f4691
JT
39/* Dual SPI flash memories */
40enum spi_dual_flash {
41 SF_SINGLE_FLASH = 0,
42 SF_DUAL_STACKED_FLASH = 1 << 0,
056fbc73 43 SF_DUAL_PARALLEL_FLASH = 1 << 1,
f77f4691
JT
44};
45
33adfb5f
JT
46/**
47 * struct spi_flash_params - SPI/QSPI flash device params structure
48 *
49 * @name: Device name ([MANUFLETTER][DEVTYPE][DENSITY][EXTRAINFO])
50 * @jedec: Device jedec ID (0x[1byte_manuf_id][2byte_dev_id])
51 * @ext_jedec: Device ext_jedec ID
52 * @sector_size: Sector size of this device
53 * @nr_sectors: No.of sectors on this device
54 * @e_rd_cmd: Enum list for read commands
801cec59 55 * @flags: Important param, for flash specific behaviour
33adfb5f
JT
56 */
57struct spi_flash_params {
58 const char *name;
59 u32 jedec;
60 u16 ext_jedec;
61 u32 sector_size;
62 u32 nr_sectors;
63 u8 e_rd_cmd;
64 u16 flags;
65};
66
67extern const struct spi_flash_params spi_flash_params_table[];
68
7ab35d92
JT
69/**
70 * struct spi_flash - SPI flash structure
71 *
72 * @spi: SPI slave
73 * @name: Name of SPI flash
056fbc73
JT
74 * @dual_flash: Indicates dual flash memories - dual stacked, parallel
75 * @shift: Flash shift useful in dual parallel
7ab35d92
JT
76 * @size: Total flash size
77 * @page_size: Write (page) size
78 * @sector_size: Sector size
ce22b922 79 * @erase_size: Erase size
7ab35d92
JT
80 * @bank_read_cmd: Bank read cmd
81 * @bank_write_cmd: Bank write cmd
82 * @bank_curr: Current flash bank
83 * @poll_cmd: Poll cmd - for flash erase/program
84 * @erase_cmd: Erase cmd 4K, 32K, 64K
3163aaa6
JT
85 * @read_cmd: Read cmd - Array Fast, Extn read and quad read.
86 * @write_cmd: Write cmd - page and quad program.
ff063ed4 87 * @dummy_byte: Dummy cycles for read operation.
ce22b922 88 * @memory_map: Address of read-only SPI flash access
7ab35d92
JT
89 * @read: Flash read ops: Read len bytes at offset into buf
90 * Supported cmds: Fast Array Read
801cec59 91 * @write: Flash write ops: Write len bytes from buf into offset
7ab35d92
JT
92 * Supported cmds: Page Program
93 * @erase: Flash erase ops: Erase len bytes from offset
94 * Supported cmds: Sector erase 4K, 32K, 64K
801cec59 95 * return 0 - Success, 1 - Failure
7ab35d92 96 */
d25ce7d2
HS
97struct spi_flash {
98 struct spi_slave *spi;
7ab35d92 99 const char *name;
f77f4691 100 u8 dual_flash;
056fbc73 101 u8 shift;
d25ce7d2 102
7ab35d92
JT
103 u32 size;
104 u32 page_size;
105 u32 sector_size;
106 u32 erase_size;
1dcd6d03 107#ifdef CONFIG_SPI_FLASH_BAR
7ab35d92
JT
108 u8 bank_read_cmd;
109 u8 bank_write_cmd;
110 u8 bank_curr;
1dcd6d03 111#endif
7ab35d92
JT
112 u8 poll_cmd;
113 u8 erase_cmd;
4e09cc1e 114 u8 read_cmd;
3163aaa6 115 u8 write_cmd;
ff063ed4 116 u8 dummy_byte;
615a1561 117
7ab35d92
JT
118 void *memory_map;
119 int (*read)(struct spi_flash *flash, u32 offset, size_t len, void *buf);
120 int (*write)(struct spi_flash *flash, u32 offset, size_t len,
121 const void *buf);
122 int (*erase)(struct spi_flash *flash, u32 offset, size_t len);
d25ce7d2
HS
123};
124
125struct spi_flash *spi_flash_probe(unsigned int bus, unsigned int cs,
126 unsigned int max_hz, unsigned int spi_mode);
0efc0249
SG
127
128/**
129 * Set up a new SPI flash from an fdt node
130 *
131 * @param blob Device tree blob
132 * @param slave_node Pointer to this SPI slave node in the device tree
133 * @param spi_node Cached pointer to the SPI interface this node belongs
134 * to
135 * @return 0 if ok, -1 on error
136 */
137struct spi_flash *spi_flash_probe_fdt(const void *blob, int slave_node,
138 int spi_node);
139
d25ce7d2
HS
140void spi_flash_free(struct spi_flash *flash);
141
142static inline int spi_flash_read(struct spi_flash *flash, u32 offset,
143 size_t len, void *buf)
144{
145 return flash->read(flash, offset, len, buf);
146}
147
148static inline int spi_flash_write(struct spi_flash *flash, u32 offset,
149 size_t len, const void *buf)
150{
151 return flash->write(flash, offset, len, buf);
152}
153
154static inline int spi_flash_erase(struct spi_flash *flash, u32 offset,
155 size_t len)
156{
157 return flash->erase(flash, offset, len);
158}
159
32b11273
CR
160void spi_boot(void) __noreturn;
161
d25ce7d2 162#endif /* _SPI_FLASH_H_ */