]> git.ipfire.org Git - people/ms/u-boot.git/blame - nand_spl/board/freescale/mpc8572ds/nand_boot.c
Add GPL-2.0+ SPDX-License-Identifier to source files
[people/ms/u-boot.git] / nand_spl / board / freescale / mpc8572ds / nand_boot.c
CommitLineData
cb14e93b
KG
1/*
2 * Copyright 2009-2010 Freescale Semiconductor, Inc.
3 *
1a459660 4 * SPDX-License-Identifier: GPL-2.0+
cb14e93b
KG
5 */
6
7#include <common.h>
8#include <ns16550.h>
9#include <asm/io.h>
10#include <nand.h>
11
12u32 sysclk_tbl[] = {
13 33333000, 39999600, 49999500, 66666000,
14 83332500, 99999000, 133332000, 166665000
15};
16
17void board_init_f(ulong bootflag)
18{
19 int px_spd;
20 u32 plat_ratio, bus_clk, sys_clk;
21 ccsr_gur_t *gur = (void *)CONFIG_SYS_MPC85xx_GUTS_ADDR;
22
23#if defined(CONFIG_SYS_BR3_PRELIM) && defined(CONFIG_SYS_OR3_PRELIM)
24 /* for FPGA */
25 set_lbc_br(3, CONFIG_SYS_BR3_PRELIM);
26 set_lbc_or(3, CONFIG_SYS_OR3_PRELIM);
27#else
28#error CONFIG_SYS_BR3_PRELIM, CONFIG_SYS_OR3_PRELIM must be defined
29#endif
30
31 /* initialize selected port with appropriate baud rate */
32 px_spd = in_8((unsigned char *)(PIXIS_BASE + PIXIS_SPD));
33 sys_clk = sysclk_tbl[px_spd & PIXIS_SPD_SYSCLK_MASK];
34 plat_ratio = in_be32(&gur->porpllsr) & MPC85xx_PORPLLSR_PLAT_RATIO;
35 bus_clk = sys_clk * plat_ratio / 2;
36
37 NS16550_init((NS16550_t)CONFIG_SYS_NS16550_COM1,
38 bus_clk / 16 / CONFIG_BAUDRATE);
39
40 puts("\nNAND boot... ");
41
42 /* copy code to RAM and jump to it - this should not return */
43 /* NOTE - code has to be copied out of NAND buffer before
44 * other blocks can be read.
45 */
46 relocate_code(CONFIG_SYS_NAND_U_BOOT_RELOC_SP, 0,
47 CONFIG_SYS_NAND_U_BOOT_RELOC);
48}
49
50void board_init_r(gd_t *gd, ulong dest_addr)
51{
52 nand_boot();
53}
54
55void putc(char c)
56{
57 if (c == '\n')
58 NS16550_putc((NS16550_t)CONFIG_SYS_NS16550_COM1, '\r');
59
60 NS16550_putc((NS16550_t)CONFIG_SYS_NS16550_COM1, c);
61}
62
63void puts(const char *str)
64{
65 while (*str)
66 putc(*str++);
67}