]>
Commit | Line | Data |
---|---|---|
3f7f6b85 RZ |
1 | # |
2 | # Copyright 2010-2011 Freescale Semiconductor, Inc. | |
3 | # | |
1a459660 | 4 | # SPDX-License-Identifier: GPL-2.0+ |
3f7f6b85 | 5 | # |
3f7f6b85 | 6 | |
a0b14c3f | 7 | PAD_TO := 0xfff01000 |
3f7f6b85 RZ |
8 | |
9 | nandobj := $(OBJTREE)/nand_spl/ | |
10 | ||
11 | LDSCRIPT= $(TOPDIR)/$(CPUDIR)/u-boot-nand_spl.lds | |
12 | LDFLAGS := -T $(nandobj)u-boot-nand_spl.lds -Ttext $(CONFIG_SYS_TEXT_BASE_SPL) \ | |
13 | $(LDFLAGS) $(LDFLAGS_FINAL) | |
6825a95b MY |
14 | asflags-y += -DCONFIG_NAND_SPL |
15 | ccflags-y += -DCONFIG_NAND_SPL | |
3f7f6b85 RZ |
16 | |
17 | SOBJS = start.o resetvec.o | |
b9735cba | 18 | COBJS = cache.o cpu_init_early.o spl_minimal.o fsl_law.o law.o \ |
59629c28 | 19 | nand_boot.o nand_boot_fsl_elbc.o ns16550.o tlb.o tlb_table.o |
3f7f6b85 | 20 | |
9e414032 | 21 | OBJS := $(addprefix $(obj)/,$(SOBJS) $(COBJS)) |
3f7f6b85 RZ |
22 | __OBJS := $(SOBJS) $(COBJS) |
23 | LNDIR := $(nandobj)board/$(BOARDDIR) | |
24 | ||
6825a95b MY |
25 | targets += $(__OBJS) |
26 | ||
5310b8b2 | 27 | all: $(nandobj)u-boot-spl.bin $(nandobj)u-boot-spl-16k.bin |
3f7f6b85 RZ |
28 | |
29 | $(nandobj)u-boot-spl-16k.bin: $(nandobj)u-boot-spl | |
95ddcd68 | 30 | $(OBJCOPY) $(OBJCOPYFLAGS) --pad-to=$(PAD_TO) -O binary $< $@ |
3f7f6b85 RZ |
31 | |
32 | $(nandobj)u-boot-spl.bin: $(nandobj)u-boot-spl | |
95ddcd68 | 33 | $(OBJCOPY) $(OBJCOPYFLAGS) -O binary $< $@ |
3f7f6b85 RZ |
34 | |
35 | $(nandobj)u-boot-spl: $(OBJS) $(nandobj)u-boot-nand_spl.lds | |
36 | cd $(LNDIR) && $(LD) $(LDFLAGS) $(__OBJS) $(PLATFORM_LIBS) \ | |
5310b8b2 | 37 | -Map $(nandobj)u-boot-spl.map -o $@ |
3f7f6b85 | 38 | |
ef123c52 | 39 | $(nandobj)u-boot-nand_spl.lds: $(LDSCRIPT) |
6825a95b | 40 | $(CPP) $(cpp_flags) $(LDPPFLAGS) -I$(nandobj)/board/$(BOARDDIR) \ |
a6d0f62a | 41 | -ansi -D__ASSEMBLY__ -P - <$< >$@ |
3f7f6b85 RZ |
42 | |
43 | # create symbolic links for common files | |
44 | ||
9e414032 | 45 | $(obj)/cache.c: |
5310b8b2 MY |
46 | @rm -f $@ |
47 | ln -sf $(SRCTREE)/arch/powerpc/lib/cache.c $@ | |
3f7f6b85 | 48 | |
9e414032 | 49 | $(obj)/cpu_init_early.c: |
5310b8b2 MY |
50 | @rm -f $@ |
51 | ln -sf $(SRCTREE)/$(CPUDIR)/cpu_init_early.c $@ | |
3f7f6b85 | 52 | |
9e414032 | 53 | $(obj)/spl_minimal.c: |
5310b8b2 MY |
54 | @rm -f $@ |
55 | ln -sf $(SRCTREE)/$(CPUDIR)/spl_minimal.c $@ | |
3f7f6b85 | 56 | |
9e414032 | 57 | $(obj)/fsl_law.c: |
5310b8b2 MY |
58 | @rm -f $@ |
59 | ln -sf $(SRCTREE)/arch/powerpc/cpu/mpc8xxx/law.c $@ | |
3f7f6b85 | 60 | |
9e414032 | 61 | $(obj)/law.c: |
5310b8b2 MY |
62 | @rm -f $@ |
63 | ln -sf $(SRCTREE)/board/$(BOARDDIR)/law.c $@ | |
3f7f6b85 | 64 | |
9e414032 | 65 | $(obj)/nand_boot_fsl_elbc.c: |
5310b8b2 MY |
66 | @rm -f $@ |
67 | ln -sf $(SRCTREE)/nand_spl/nand_boot_fsl_elbc.c $@ | |
3f7f6b85 | 68 | |
9e414032 | 69 | $(obj)/ns16550.c: |
5310b8b2 MY |
70 | @rm -f $@ |
71 | ln -sf $(SRCTREE)/drivers/serial/ns16550.c $@ | |
3f7f6b85 | 72 | |
9e414032 | 73 | $(obj)/resetvec.S: |
5310b8b2 MY |
74 | @rm -f $@ |
75 | ln -s $(SRCTREE)/$(CPUDIR)/resetvec.S $@ | |
3f7f6b85 | 76 | |
9e414032 | 77 | $(obj)/fixed_ivor.S: |
5310b8b2 MY |
78 | @rm -f $@ |
79 | ln -sf $(SRCTREE)/$(CPUDIR)/fixed_ivor.S $@ | |
3f7f6b85 | 80 | |
9e414032 | 81 | $(obj)/start.S: $(obj)/fixed_ivor.S |
5310b8b2 MY |
82 | @rm -f $@ |
83 | ln -sf $(SRCTREE)/$(CPUDIR)/start.S $@ | |
3f7f6b85 | 84 | |
9e414032 | 85 | $(obj)/tlb.c: |
5310b8b2 MY |
86 | @rm -f $@ |
87 | ln -sf $(SRCTREE)/$(CPUDIR)/tlb.c $@ | |
3f7f6b85 | 88 | |
9e414032 | 89 | $(obj)/tlb_table.c: |
5310b8b2 MY |
90 | @rm -f $@ |
91 | ln -sf $(SRCTREE)/board/$(BOARDDIR)/tlb.c $@ |