]> git.ipfire.org Git - people/ms/u-boot.git/blame - post/lib_powerpc/multi.c
post/lib_powerpc/multi.c: make checkpatch clean
[people/ms/u-boot.git] / post / lib_powerpc / multi.c
CommitLineData
ad5bb451
WD
1/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25
26/*
27 * CPU test
28 * Load/store multiple word instructions: lmw, stmw
29 *
30 * 26 consecutive words are loaded from a source memory buffer
31 * into GPRs r6 through r31. After that, 26 consecutive words are stored
32 * from the GPRs r6 through r31 into a target memory buffer. The contents
33 * of the source and target buffers are then compared.
34 */
35
ad5bb451
WD
36#include <post.h>
37#include "cpu_asm.h"
38
6d0f6bcf 39#if CONFIG_POST & CONFIG_SYS_POST_CPU
ad5bb451 40
a63aec54 41extern void cpu_post_exec_02(ulong *code, ulong op1, ulong op2);
ad5bb451 42
a63aec54 43int cpu_post_test_multi(void)
ad5bb451 44{
a63aec54
WD
45 int ret = 0;
46 unsigned int i;
47 int flag = disable_interrupts();
ad5bb451 48
a63aec54
WD
49 if (ret == 0) {
50 ulong src[26], dst[26];
ad5bb451 51
a63aec54
WD
52 ulong code[] = {
53 ASM_LMW(5, 3, 0),
54 ASM_STMW(5, 4, 0),
55 ASM_BLR,
56 };
ad5bb451 57
a63aec54
WD
58 for (i = 0; i < ARRAY_SIZE(src); ++i) {
59 src[i] = i;
60 dst[i] = 0;
61 }
ad5bb451 62
a63aec54 63 cpu_post_exec_02(code, (ulong) src, (ulong) dst);
ad5bb451 64
a63aec54
WD
65 ret = memcmp(src, dst, sizeof(dst)) == 0 ? 0 : -1;
66 }
ad5bb451 67
a63aec54
WD
68 if (ret != 0)
69 post_log("Error at multi test !\n");
ad5bb451 70
a63aec54
WD
71 if (flag)
72 enable_interrupts();
f2302d44 73
a63aec54 74 return ret;
ad5bb451
WD
75}
76
77#endif