]>
Commit | Line | Data |
---|---|---|
1 | /* | |
2 | * ti_armv7_common.h | |
3 | * | |
4 | * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/ | |
5 | * | |
6 | * SPDX-License-Identifier: GPL-2.0+ | |
7 | * | |
8 | * The various ARMv7 SoCs from TI all share a number of IP blocks when | |
9 | * implementing a given feature. Rather than define these in every | |
10 | * board or even SoC common file, we define a common file to be re-used | |
11 | * in all cases. While technically true that some of these details are | |
12 | * configurable at the board design, they are common throughout SoC | |
13 | * reference platforms as well as custom designs and become de facto | |
14 | * standards. | |
15 | */ | |
16 | ||
17 | #ifndef __CONFIG_TI_ARMV7_COMMON_H__ | |
18 | #define __CONFIG_TI_ARMV7_COMMON_H__ | |
19 | ||
20 | /* Support both device trees and ATAGs. */ | |
21 | #define CONFIG_CMDLINE_TAG | |
22 | #define CONFIG_SETUP_MEMORY_TAGS | |
23 | #define CONFIG_INITRD_TAG | |
24 | ||
25 | /* | |
26 | * Our DDR memory always starts at 0x80000000 and U-Boot shall have | |
27 | * relocated itself to higher in memory by the time this value is used. | |
28 | * However, set this to a 32MB offset to allow for easier Linux kernel | |
29 | * booting as the default is often used as the kernel load address. | |
30 | */ | |
31 | #define CONFIG_SYS_LOAD_ADDR 0x82000000 | |
32 | ||
33 | /* | |
34 | * We setup defaults based on constraints from the Linux kernel, which should | |
35 | * also be safe elsewhere. We have the default load at 32MB into DDR (for | |
36 | * the kernel), FDT above 128MB (the maximum location for the end of the | |
37 | * kernel), and the ramdisk 512KB above that (allowing for hopefully never | |
38 | * seen large trees). We say all of this must be within the first 256MB | |
39 | * as that will normally be within the kernel lowmem and thus visible via | |
40 | * bootm_size and we only run on platforms with 256MB or more of memory. | |
41 | */ | |
42 | #define DEFAULT_LINUX_BOOT_ENV \ | |
43 | "loadaddr=0x82000000\0" \ | |
44 | "kernel_addr_r=0x82000000\0" \ | |
45 | "fdtaddr=0x88000000\0" \ | |
46 | "fdt_addr_r=0x88000000\0" \ | |
47 | "rdaddr=0x88080000\0" \ | |
48 | "ramdisk_addr_r=0x88080000\0" \ | |
49 | "scriptaddr=0x80000000\0" \ | |
50 | "pxefile_addr_r=0x80100000\0" \ | |
51 | "bootm_size=0x10000000\0" \ | |
52 | "boot_fdt=try\0" | |
53 | ||
54 | #define DEFAULT_FIT_TI_ARGS \ | |
55 | "boot_fit=0\0" \ | |
56 | "fit_loadaddr=0x87000000\0" \ | |
57 | "fit_bootfile=fitImage\0" \ | |
58 | "update_to_fit=setenv loadaddr ${fit_loadaddr}; setenv bootfile ${fit_bootfile}\0" \ | |
59 | "loadfit=run args_mmc; bootm ${loadaddr}#${fdtfile};\0" \ | |
60 | ||
61 | /* | |
62 | * DDR information. If the CONFIG_NR_DRAM_BANKS is not defined, | |
63 | * we say (for simplicity) that we have 1 bank, always, even when | |
64 | * we have more. We always start at 0x80000000, and we place the | |
65 | * initial stack pointer in our SRAM. Otherwise, we can define | |
66 | * CONFIG_NR_DRAM_BANKS before including this file. | |
67 | */ | |
68 | #ifndef CONFIG_NR_DRAM_BANKS | |
69 | #define CONFIG_NR_DRAM_BANKS 1 | |
70 | #endif | |
71 | #define CONFIG_SYS_SDRAM_BASE 0x80000000 | |
72 | ||
73 | #ifndef CONFIG_SYS_INIT_SP_ADDR | |
74 | #define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \ | |
75 | GENERATED_GBL_DATA_SIZE) | |
76 | #endif | |
77 | ||
78 | /* Timer information. */ | |
79 | #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ | |
80 | ||
81 | /* | |
82 | * Disable DM_* for SPL build and can be re-enabled after adding | |
83 | * DM support in SPL | |
84 | */ | |
85 | #ifdef CONFIG_SPL_BUILD | |
86 | #undef CONFIG_DM_I2C | |
87 | #endif | |
88 | ||
89 | /* I2C IP block */ | |
90 | #define CONFIG_I2C | |
91 | #ifndef CONFIG_DM_I2C | |
92 | #define CONFIG_SYS_I2C | |
93 | #else | |
94 | /* | |
95 | * Enable CONFIG_DM_I2C_COMPAT temporarily until all the i2c client | |
96 | * devices are adopted to DM | |
97 | */ | |
98 | #define CONFIG_DM_I2C_COMPAT | |
99 | #endif | |
100 | ||
101 | /* McSPI IP block */ | |
102 | #define CONFIG_SPI | |
103 | ||
104 | /* GPIO block */ | |
105 | ||
106 | /* | |
107 | * The following are general good-enough settings for U-Boot. We set a | |
108 | * large malloc pool as we generally have a lot of DDR, and we opt for | |
109 | * function over binary size in the main portion of U-Boot as this is | |
110 | * generally easily constrained later if needed. We enable the config | |
111 | * options that give us information in the environment about what board | |
112 | * we are on so we do not need to rely on the command prompt. We set a | |
113 | * console baudrate of 115200 and use the default baud rate table. | |
114 | */ | |
115 | #define CONFIG_SYS_MALLOC_LEN SZ_32M | |
116 | #define CONFIG_ENV_OVERWRITE /* Overwrite ethaddr / serial# */ | |
117 | ||
118 | /* As stated above, the following choices are optional. */ | |
119 | ||
120 | /* We set the max number of command args high to avoid HUSH bugs. */ | |
121 | #define CONFIG_SYS_MAXARGS 64 | |
122 | ||
123 | /* Console I/O Buffer Size */ | |
124 | #define CONFIG_SYS_CBSIZE 1024 | |
125 | /* Boot Argument Buffer Size */ | |
126 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE | |
127 | ||
128 | /* | |
129 | * When we have SPI, NOR or NAND flash we expect to be making use of | |
130 | * mtdparts, both for ease of use in U-Boot and for passing information | |
131 | * on to the Linux kernel. | |
132 | */ | |
133 | #if defined(CONFIG_SPI_BOOT) || defined(CONFIG_NOR) || defined(CONFIG_NAND) || defined(CONFIG_NAND_DAVINCI) | |
134 | #define CONFIG_MTD_DEVICE /* Required for mtdparts */ | |
135 | #endif | |
136 | ||
137 | /* | |
138 | * Our platforms make use of SPL to initalize the hardware (primarily | |
139 | * memory) enough for full U-Boot to be loaded. We make use of the general | |
140 | * SPL framework found under common/spl/. Given our generally common memory | |
141 | * map, we set a number of related defaults and sizes here. | |
142 | */ | |
143 | #if !defined(CONFIG_NOR_BOOT) && \ | |
144 | !(defined(CONFIG_QSPI_BOOT) && defined(CONFIG_AM43XX)) | |
145 | ||
146 | /* | |
147 | * We also support Falcon Mode so that the Linux kernel can be booted | |
148 | * directly from SPL. This is not currently available on HS devices. | |
149 | */ | |
150 | ||
151 | /* | |
152 | * Place the image at the start of the ROM defined image space (per | |
153 | * CONFIG_SPL_TEXT_BASE and we limit our size to the ROM-defined | |
154 | * downloaded image area minus 1KiB for scratch space. We initalize DRAM as | |
155 | * soon as we can so that we can place stack, malloc and BSS there. We load | |
156 | * U-Boot itself into memory at 0x80800000 for legacy reasons (to not conflict | |
157 | * with older SPLs). We have our BSS be placed 2MiB after this, to allow for | |
158 | * the default Linux kernel address of 0x80008000 to work with most sized | |
159 | * kernels, in the Falcon Mode case. We have the SPL malloc pool at the end | |
160 | * of the BSS area. We suggest that the stack be placed at 32MiB after the | |
161 | * start of DRAM to allow room for all of the above (handled in Kconfig). | |
162 | */ | |
163 | #ifndef CONFIG_SPL_BSS_START_ADDR | |
164 | #define CONFIG_SPL_BSS_START_ADDR 0x80a00000 | |
165 | #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */ | |
166 | #endif | |
167 | #ifndef CONFIG_SYS_SPL_MALLOC_START | |
168 | #define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \ | |
169 | CONFIG_SPL_BSS_MAX_SIZE) | |
170 | #define CONFIG_SYS_SPL_MALLOC_SIZE SZ_8M | |
171 | #endif | |
172 | #ifndef CONFIG_SPL_MAX_SIZE | |
173 | #define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \ | |
174 | CONFIG_SPL_TEXT_BASE) | |
175 | #endif | |
176 | ||
177 | ||
178 | /* FAT sd card locations. */ | |
179 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 | |
180 | #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img" | |
181 | ||
182 | #ifdef CONFIG_SPL_OS_BOOT | |
183 | /* FAT */ | |
184 | #define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage" | |
185 | #define CONFIG_SPL_FS_LOAD_ARGS_NAME "args" | |
186 | ||
187 | /* RAW SD card / eMMC */ | |
188 | #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x1700 /* address 0x2E0000 */ | |
189 | #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x1500 /* address 0x2A0000 */ | |
190 | #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0x200 /* 256KiB */ | |
191 | #endif | |
192 | ||
193 | /* General parts of the framework, required. */ | |
194 | ||
195 | #ifdef CONFIG_NAND | |
196 | #define CONFIG_SPL_NAND_BASE | |
197 | #define CONFIG_SPL_NAND_DRIVERS | |
198 | #define CONFIG_SPL_NAND_ECC | |
199 | #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE | |
200 | #endif | |
201 | #endif /* !CONFIG_NOR_BOOT */ | |
202 | ||
203 | /* Generic Environment Variables */ | |
204 | ||
205 | #ifdef CONFIG_CMD_NET | |
206 | #define NETARGS \ | |
207 | "static_ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}" \ | |
208 | "::off\0" \ | |
209 | "nfsopts=nolock\0" \ | |
210 | "rootpath=/export/rootfs\0" \ | |
211 | "netloadimage=tftp ${loadaddr} ${bootfile}\0" \ | |
212 | "netloadfdt=tftp ${fdtaddr} ${fdtfile}\0" \ | |
213 | "netargs=setenv bootargs console=${console} " \ | |
214 | "${optargs} " \ | |
215 | "root=/dev/nfs " \ | |
216 | "nfsroot=${serverip}:${rootpath},${nfsopts} rw " \ | |
217 | "ip=dhcp\0" \ | |
218 | "netboot=echo Booting from network ...; " \ | |
219 | "setenv autoload no; " \ | |
220 | "dhcp; " \ | |
221 | "run netloadimage; " \ | |
222 | "run netloadfdt; " \ | |
223 | "run netargs; " \ | |
224 | "bootz ${loadaddr} - ${fdtaddr}\0" | |
225 | #else | |
226 | #define NETARGS "" | |
227 | #endif | |
228 | ||
229 | #endif /* __CONFIG_TI_ARMV7_COMMON_H__ */ |