include/configs/TQM850L.h

   1 /*
   2  * (C) Copyright 2000-2014
   3  * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
   4  *
   5  * SPDX-License-Identifier:     GPL-2.0+
   6  */
   7
   8 /*
   9  * board/config.h - configuration options, board specific
  10  */
  11
  12 #ifndef __CONFIG_H
  13 #define __CONFIG_H
  14
  15 /*
  16  * High Level Configuration Options
  17  * (easy to change)
  18  */
  19
  20 #define CONFIG_MPC850           1       /* This is a MPC850 CPU         */
  21 #define CONFIG_TQM850L          1       /* ...on a TQM8xxL module       */
  22 #define CONFIG_DISPLAY_BOARDINFO
  23
  24 #define CONFIG_SYS_TEXT_BASE    0x40000000
  25
  26 #define CONFIG_8xx_CONS_SMC1    1       /* Console is on SMC1           */
  27 #define CONFIG_SYS_SMC_RXBUFLEN 128
  28 #define CONFIG_SYS_MAXIDLE      10
  29 #define CONFIG_BAUDRATE         115200  /* console baudrate = 115kbps   */
  30
  31 #define CONFIG_BOOTCOUNT_LIMIT
  32
  33 #define CONFIG_BOOTDELAY        5       /* autoboot after 5 seconds     */
  34
  35 #define CONFIG_BOARD_TYPES      1       /* support board types          */
  36
  37 #define CONFIG_PREBOOT  "echo;echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;echo"
  38
  39 #undef  CONFIG_BOOTARGS
  40
  41 #define CONFIG_EXTRA_ENV_SETTINGS                                       \
  42         "netdev=eth0\0"                                                 \
  43         "nfsargs=setenv bootargs root=/dev/nfs rw "                     \
  44                 "nfsroot=${serverip}:${rootpath}\0"                     \
  45         "ramargs=setenv bootargs root=/dev/ram rw\0"                    \
  46         "addip=setenv bootargs ${bootargs} "                            \
  47                 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}"      \
  48                 ":${hostname}:${netdev}:off panic=1\0"                  \
  49         "flash_nfs=run nfsargs addip;"                                  \
  50                 "bootm ${kernel_addr}\0"                                \
  51         "flash_self=run ramargs addip;"                                 \
  52                 "bootm ${kernel_addr} ${ramdisk_addr}\0"                \
  53         "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0"     \
  54         "rootpath=/opt/eldk/ppc_8xx\0"                                  \
  55         "hostname=TQM850L\0"                                            \
  56         "bootfile=TQM850L/uImage\0"                                     \
  57         "fdt_addr=40040000\0"                                           \
  58         "kernel_addr=40060000\0"                                        \
  59         "ramdisk_addr=40200000\0"                                       \
  60         "u-boot=TQM850L/u-image.bin\0"                                  \
  61         "load=tftp 200000 ${u-boot}\0"                                  \
  62         "update=prot off 40000000 +${filesize};"                        \
  63                 "era 40000000 +${filesize};"                            \
  64                 "cp.b 200000 40000000 ${filesize};"                     \
  65                 "sete filesize;save\0"                                  \
  66         ""
  67 #define CONFIG_BOOTCOMMAND      "run flash_self"
  68
  69 #define CONFIG_LOADS_ECHO       1       /* echo on for serial download  */
  70 #undef  CONFIG_SYS_LOADS_BAUD_CHANGE            /* don't allow baudrate change  */
  71
  72 #undef  CONFIG_WATCHDOG                 /* watchdog disabled            */
  73
  74 #define CONFIG_STATUS_LED       1       /* Status LED enabled           */
  75
  76 #undef  CONFIG_CAN_DRIVER               /* CAN Driver support disabled  */
  77
  78 /*
  79  * BOOTP options
  80  */
  81 #define CONFIG_BOOTP_SUBNETMASK
  82 #define CONFIG_BOOTP_GATEWAY
  83 #define CONFIG_BOOTP_HOSTNAME
  84 #define CONFIG_BOOTP_BOOTPATH
  85 #define CONFIG_BOOTP_BOOTFILESIZE
  86
  87
  88 #define CONFIG_MAC_PARTITION
  89 #define CONFIG_DOS_PARTITION
  90
  91 #define CONFIG_RTC_MPC8xx               /* use internal RTC of MPC8xx   */
  92
  93 /*
  94  * Command line configuration.
  95  */
  96 #define CONFIG_CMD_ASKENV
  97 #define CONFIG_CMD_DATE
  98 #define CONFIG_CMD_DHCP
  99 #define CONFIG_CMD_EXT2
 100 #define CONFIG_CMD_IDE
 101 #define CONFIG_CMD_JFFS2
 102 #define CONFIG_CMD_SNTP
 103
 104
 105 #define CONFIG_NETCONSOLE
 106
 107 /*
 108  * Miscellaneous configurable options
 109  */
 110 #define CONFIG_SYS_LONGHELP                     /* undef to save memory         */
 111
 112 #define CONFIG_CMDLINE_EDITING  1       /* add command line history     */
 113 #define CONFIG_SYS_HUSH_PARSER          1       /* Use the HUSH parser          */
 114
 115 #if defined(CONFIG_CMD_KGDB)
 116 #define CONFIG_SYS_CBSIZE               1024    /* Console I/O Buffer Size      */
 117 #else
 118 #define CONFIG_SYS_CBSIZE               256     /* Console I/O Buffer Size      */
 119 #endif
 120 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
 121 #define CONFIG_SYS_MAXARGS              16      /* max number of command args   */
 122 #define CONFIG_SYS_BARGSIZE     CONFIG_SYS_CBSIZE       /* Boot Argument Buffer Size    */
 123
 124 #define CONFIG_SYS_MEMTEST_START        0x0400000       /* memtest works on     */
 125 #define CONFIG_SYS_MEMTEST_END          0x0C00000       /* 4 ... 12 MB in DRAM  */
 126
 127 #define CONFIG_SYS_LOAD_ADDR            0x100000        /* default load address */
 128
 129 /*
 130  * Low Level Configuration Settings
 131  * (address mappings, register initial values, etc.)
 132  * You should know what you are doing if you make changes here.
 133  */
 134 /*-----------------------------------------------------------------------
 135  * Internal Memory Mapped Register
 136  */
 137 #define CONFIG_SYS_IMMR         0xFFF00000
 138
 139 /*-----------------------------------------------------------------------
 140  * Definitions for initial stack pointer and data area (in DPRAM)
 141  */
 142 #define CONFIG_SYS_INIT_RAM_ADDR        CONFIG_SYS_IMMR
 143 #define CONFIG_SYS_INIT_RAM_SIZE        0x2F00  /* Size of used area in DPRAM   */
 144 #define CONFIG_SYS_GBL_DATA_OFFSET      (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
 145 #define CONFIG_SYS_INIT_SP_OFFSET       CONFIG_SYS_GBL_DATA_OFFSET
 146
 147 /*-----------------------------------------------------------------------
 148  * Start addresses for the final memory configuration
 149  * (Set up by the startup code)
 150  * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
 151  */
 152 #define CONFIG_SYS_SDRAM_BASE           0x00000000
 153 #define CONFIG_SYS_FLASH_BASE           0x40000000
 154 #define CONFIG_SYS_MONITOR_LEN          (256 << 10)     /* Reserve 256 kB for Monitor   */
 155 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
 156 #define CONFIG_SYS_MALLOC_LEN           (128 << 10)     /* Reserve 128 kB for malloc()  */
 157
 158 /*
 159  * For booting Linux, the board info and command line data
 160  * have to be in the first 8 MB of memory, since this is
 161  * the maximum mapped by the Linux kernel during initialization.
 162  */
 163 #define CONFIG_SYS_BOOTMAPSZ            (8 << 20)       /* Initial Memory map for Linux */
 164
 165 /*-----------------------------------------------------------------------
 166  * FLASH organization
 167  */
 168
 169 /* use CFI flash driver */
 170 #define CONFIG_SYS_FLASH_CFI            1       /* Flash is CFI conformant */
 171 #define CONFIG_FLASH_CFI_DRIVER 1       /* Use the common driver */
 172 #define CONFIG_SYS_FLASH_BANKS_LIST     { CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE+flash_info[0].size }
 173 #define CONFIG_SYS_FLASH_EMPTY_INFO
 174 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE       1
 175 #define CONFIG_SYS_MAX_FLASH_BANKS      2       /* max number of memory banks */
 176 #define CONFIG_SYS_MAX_FLASH_SECT       71      /* max number of sectors on one chip */
 177
 178 #define CONFIG_ENV_IS_IN_FLASH  1
 179 #define CONFIG_ENV_OFFSET               0x8000  /*   Offset   of Environment Sector     */
 180 #define CONFIG_ENV_SIZE         0x4000  /* Total Size of Environment Sector     */
 181
 182 /* Address and size of Redundant Environment Sector     */
 183 #define CONFIG_ENV_OFFSET_REDUND        (CONFIG_ENV_OFFSET+CONFIG_ENV_SIZE)
 184 #define CONFIG_ENV_SIZE_REDUND  (CONFIG_ENV_SIZE)
 185
 186 #define CONFIG_SYS_USE_PPCENV                   /* Environment embedded in sect .ppcenv */
 187
 188 #define CONFIG_MISC_INIT_R              /* Make sure to remap flashes correctly */
 189
 190 /*-----------------------------------------------------------------------
 191  * Dynamic MTD partition support
 192  */
 193 #define CONFIG_CMD_MTDPARTS
 194 #define CONFIG_MTD_DEVICE               /* needed for mtdparts commands */
 195 #define CONFIG_FLASH_CFI_MTD
 196 #define MTDIDS_DEFAULT          "nor0=TQM8xxL-0"
 197
 198 #define MTDPARTS_DEFAULT        "mtdparts=TQM8xxL-0:256k(u-boot),"      \
 199                                                 "128k(dtb),"            \
 200                                                 "1664k(kernel),"        \
 201                                                 "2m(rootfs),"           \
 202                                                 "4m(data)"
 203
 204 /*-----------------------------------------------------------------------
 205  * Hardware Information Block
 206  */
 207 #define CONFIG_SYS_HWINFO_OFFSET        0x0003FFC0      /* offset of HW Info block */
 208 #define CONFIG_SYS_HWINFO_SIZE          0x00000040      /* size   of HW Info block */
 209 #define CONFIG_SYS_HWINFO_MAGIC 0x54514D38      /* 'TQM8' */
 210
 211 /*-----------------------------------------------------------------------
 212  * Cache Configuration
 213  */
 214 #define CONFIG_SYS_CACHELINE_SIZE       16      /* For all MPC8xx CPUs                  */
 215 #if defined(CONFIG_CMD_KGDB)
 216 #define CONFIG_SYS_CACHELINE_SHIFT      4       /* log base 2 of the above value        */
 217 #endif
 218
 219 /*-----------------------------------------------------------------------
 220  * SYPCR - System Protection Control                            11-9
 221  * SYPCR can only be written once after reset!
 222  *-----------------------------------------------------------------------
 223  * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
 224  */
 225 #if defined(CONFIG_WATCHDOG)
 226 #define CONFIG_SYS_SYPCR        (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
 227                          SYPCR_SWE  | SYPCR_SWRI| SYPCR_SWP)
 228 #else
 229 #define CONFIG_SYS_SYPCR        (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
 230 #endif
 231
 232 /*-----------------------------------------------------------------------
 233  * SIUMCR - SIU Module Configuration                            11-6
 234  *-----------------------------------------------------------------------
 235  * PCMCIA config., multi-function pin tri-state
 236  */
 237 #ifndef CONFIG_CAN_DRIVER
 238 #define CONFIG_SYS_SIUMCR       (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
 239 #else   /* we must activate GPL5 in the SIUMCR for CAN */
 240 #define CONFIG_SYS_SIUMCR       (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
 241 #endif  /* CONFIG_CAN_DRIVER */
 242
 243 /*-----------------------------------------------------------------------
 244  * TBSCR - Time Base Status and Control                         11-26
 245  *-----------------------------------------------------------------------
 246  * Clear Reference Interrupt Status, Timebase freezing enabled
 247  */
 248 #define CONFIG_SYS_TBSCR        (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
 249
 250 /*-----------------------------------------------------------------------
 251  * RTCSC - Real-Time Clock Status and Control Register          11-27
 252  *-----------------------------------------------------------------------
 253  */
 254 #define CONFIG_SYS_RTCSC        (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
 255
 256 /*-----------------------------------------------------------------------
 257  * PISCR - Periodic Interrupt Status and Control                11-31
 258  *-----------------------------------------------------------------------
 259  * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
 260  */
 261 #define CONFIG_SYS_PISCR        (PISCR_PS | PISCR_PITF)
 262
 263 /*-----------------------------------------------------------------------
 264  * PLPRCR - PLL, Low-Power, and Reset Control Register          15-30
 265  *-----------------------------------------------------------------------
 266  * Reset PLL lock status sticky bit, timer expired status bit and timer
 267  * interrupt status bit
 268  */
 269 #define CONFIG_SYS_PLPRCR       (PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST)
 270
 271 /*-----------------------------------------------------------------------
 272  * SCCR - System Clock and reset Control Register               15-27
 273  *-----------------------------------------------------------------------
 274  * Set clock output, timebase and RTC source and divider,
 275  * power management and some other internal clocks
 276  */
 277 #define SCCR_MASK       SCCR_EBDF11
 278 #define CONFIG_SYS_SCCR (SCCR_COM00   | SCCR_DFSYNC00 | SCCR_DFBRG00  | \
 279                          SCCR_DFNL000 | SCCR_DFNH000  | SCCR_DFLCD000 | \
 280                          SCCR_DFALCD00)
 281
 282 /*-----------------------------------------------------------------------
 283  * PCMCIA stuff
 284  *-----------------------------------------------------------------------
 285  *
 286  */
 287 #define CONFIG_SYS_PCMCIA_MEM_ADDR      (0xE0000000)
 288 #define CONFIG_SYS_PCMCIA_MEM_SIZE      ( 64 << 20 )
 289 #define CONFIG_SYS_PCMCIA_DMA_ADDR      (0xE4000000)
 290 #define CONFIG_SYS_PCMCIA_DMA_SIZE      ( 64 << 20 )
 291 #define CONFIG_SYS_PCMCIA_ATTRB_ADDR    (0xE8000000)
 292 #define CONFIG_SYS_PCMCIA_ATTRB_SIZE    ( 64 << 20 )
 293 #define CONFIG_SYS_PCMCIA_IO_ADDR       (0xEC000000)
 294 #define CONFIG_SYS_PCMCIA_IO_SIZE       ( 64 << 20 )
 295
 296 /*-----------------------------------------------------------------------
 297  * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
 298  *-----------------------------------------------------------------------
 299  */
 300
 301 #define CONFIG_IDE_PREINIT      1       /* Use preinit IDE hook */
 302 #define CONFIG_IDE_8xx_PCCARD   1       /* Use IDE with PC Card Adapter */
 303
 304 #undef  CONFIG_IDE_8xx_DIRECT           /* Direct IDE    not supported  */
 305 #undef  CONFIG_IDE_LED                  /* LED   for ide not supported  */
 306 #undef  CONFIG_IDE_RESET                /* reset for ide not supported  */
 307
 308 #define CONFIG_SYS_IDE_MAXBUS           1       /* max. 1 IDE bus               */
 309 #define CONFIG_SYS_IDE_MAXDEVICE        1       /* max. 1 drive per IDE bus     */
 310
 311 #define CONFIG_SYS_ATA_IDE0_OFFSET      0x0000
 312
 313 #define CONFIG_SYS_ATA_BASE_ADDR        CONFIG_SYS_PCMCIA_MEM_ADDR
 314
 315 /* Offset for data I/O                  */
 316 #define CONFIG_SYS_ATA_DATA_OFFSET      (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
 317
 318 /* Offset for normal register accesses  */
 319 #define CONFIG_SYS_ATA_REG_OFFSET       (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320)
 320
 321 /* Offset for alternate registers       */
 322 #define CONFIG_SYS_ATA_ALT_OFFSET       0x0100
 323
 324 /*-----------------------------------------------------------------------
 325  *
 326  *-----------------------------------------------------------------------
 327  *
 328  */
 329 #define CONFIG_SYS_DER  0
 330
 331 /*
 332  * Init Memory Controller:
 333  *
 334  * BR0/1 and OR0/1 (FLASH)
 335  */
 336
 337 #define FLASH_BASE0_PRELIM      0x40000000      /* FLASH bank #0        */
 338 #define FLASH_BASE1_PRELIM      0x60000000      /* FLASH bank #0        */
 339
 340 /* used to re-map FLASH both when starting from SRAM or FLASH:
 341  * restrict access enough to keep SRAM working (if any)
 342  * but not too much to meddle with FLASH accesses
 343  */
 344 #define CONFIG_SYS_REMAP_OR_AM          0x80000000      /* OR addr mask */
 345 #define CONFIG_SYS_PRELIM_OR_AM 0xE0000000      /* OR addr mask */
 346
 347 /*
 348  * FLASH timing:
 349  */
 350 #define CONFIG_SYS_OR_TIMING_FLASH      (OR_ACS_DIV1  | OR_TRLX | OR_CSNT_SAM | \
 351                                  OR_SCY_3_CLK | OR_EHTR | OR_BI)
 352
 353 #define CONFIG_SYS_OR0_REMAP    (CONFIG_SYS_REMAP_OR_AM  | CONFIG_SYS_OR_TIMING_FLASH)
 354 #define CONFIG_SYS_OR0_PRELIM   (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH)
 355 #define CONFIG_SYS_BR0_PRELIM   ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
 356
 357 #define CONFIG_SYS_OR1_REMAP    CONFIG_SYS_OR0_REMAP
 358 #define CONFIG_SYS_OR1_PRELIM   CONFIG_SYS_OR0_PRELIM
 359 #define CONFIG_SYS_BR1_PRELIM   ((FLASH_BASE1_PRELIM & BR_BA_MSK) | BR_V )
 360
 361 /*
 362  * BR2/3 and OR2/3 (SDRAM)
 363  *
 364  */
 365 #define SDRAM_BASE2_PRELIM      0x00000000      /* SDRAM bank #0        */
 366 #define SDRAM_BASE3_PRELIM      0x20000000      /* SDRAM bank #1        */
 367 #define SDRAM_MAX_SIZE          0x04000000      /* max 64 MB per bank   */
 368
 369 /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care)      */
 370 #define CONFIG_SYS_OR_TIMING_SDRAM      0x00000A00
 371
 372 #define CONFIG_SYS_OR2_PRELIM   (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM )
 373 #define CONFIG_SYS_BR2_PRELIM   ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 374
 375 #ifndef CONFIG_CAN_DRIVER
 376 #define CONFIG_SYS_OR3_PRELIM   CONFIG_SYS_OR2_PRELIM
 377 #define CONFIG_SYS_BR3_PRELIM   ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
 378 #else   /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
 379 #define CONFIG_SYS_CAN_BASE             0xC0000000      /* CAN mapped at 0xC0000000     */
 380 #define CONFIG_SYS_CAN_OR_AM            0xFFFF8000      /* 32 kB address mask           */
 381 #define CONFIG_SYS_OR3_CAN              (CONFIG_SYS_CAN_OR_AM | OR_G5LA | OR_BI)
 382 #define CONFIG_SYS_BR3_CAN              ((CONFIG_SYS_CAN_BASE & BR_BA_MSK) | \
 383                                         BR_PS_8 | BR_MS_UPMB | BR_V )
 384 #endif  /* CONFIG_CAN_DRIVER */
 385
 386 /*
 387  * Memory Periodic Timer Prescaler
 388  *
 389  * The Divider for PTA (refresh timer) configuration is based on an
 390  * example SDRAM configuration (64 MBit, one bank). The adjustment to
 391  * the number of chip selects (NCS) and the actually needed refresh
 392  * rate is done by setting MPTPR.
 393  *
 394  * PTA is calculated from
 395  *      PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
 396  *
 397  *      gclk      CPU clock (not bus clock!)
 398  *      Trefresh  Refresh cycle * 4 (four word bursts used)
 399  *
 400  * 4096  Rows from SDRAM example configuration
 401  * 1000  factor s -> ms
 402  *   32  PTP (pre-divider from MPTPR) from SDRAM example configuration
 403  *    4  Number of refresh cycles per period
 404  *   64  Refresh cycle in ms per number of rows
 405  * --------------------------------------------
 406  * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
 407  *
 408  * 50 MHz => 50.000.000 / Divider =  98
 409  * 66 Mhz => 66.000.000 / Divider = 129
 410  * 80 Mhz => 80.000.000 / Divider = 156
 411  */
 412
 413 #define CONFIG_SYS_PTA_PER_CLK  ((4096 * 32 * 1000) / (4 * 64))
 414 #define CONFIG_SYS_MAMR_PTA     98
 415
 416 /*
 417  * For 16 MBit, refresh rates could be 31.3 us
 418  * (= 64 ms / 2K = 125 / quad bursts).
 419  * For a simpler initialization, 15.6 us is used instead.
 420  *
 421  * #define CONFIG_SYS_MPTPR_2BK_2K      MPTPR_PTP_DIV32         for 2 banks
 422  * #define CONFIG_SYS_MPTPR_1BK_2K      MPTPR_PTP_DIV64         for 1 bank
 423  */
 424 #define CONFIG_SYS_MPTPR_2BK_4K MPTPR_PTP_DIV16         /* setting for 2 banks  */
 425 #define CONFIG_SYS_MPTPR_1BK_4K MPTPR_PTP_DIV32         /* setting for 1 bank   */
 426
 427 /* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit         */
 428 #define CONFIG_SYS_MPTPR_2BK_8K MPTPR_PTP_DIV8          /* setting for 2 banks  */
 429 #define CONFIG_SYS_MPTPR_1BK_8K MPTPR_PTP_DIV16         /* setting for 1 bank   */
 430
 431 /*
 432  * MAMR settings for SDRAM
 433  */
 434
 435 /* 8 column SDRAM */
 436 #define CONFIG_SYS_MAMR_8COL    ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE       |   \
 437                          MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 |   \
 438                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 439 /* 9 column SDRAM */
 440 #define CONFIG_SYS_MAMR_9COL    ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT)  | MAMR_PTAE       |   \
 441                          MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 |   \
 442                          MAMR_RLFA_1X    | MAMR_WLFA_1X    | MAMR_TLFA_4X)
 443
 444 /* pass open firmware flat tree */
 445 #define CONFIG_OF_BOARD_SETUP   1
 446 #define CONFIG_HWCONFIG         1
 447
 448 #endif  /* __CONFIG_H */