]>
git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/microblaze-generic.h
2 * (C) Copyright 2007-2010 Michal Simek
4 * Michal SIMEK <monstr@monstr.eu>
6 * SPDX-License-Identifier: GPL-2.0+
12 #include "../board/xilinx/microblaze-generic/xparameters.h"
15 #define MICROBLAZE_V5 1
17 /* linear and spi flash memory */
18 #ifdef XILINX_FLASH_START
21 #undef RAMENV /* hold environment in flash */
23 #ifdef XILINX_SPI_FLASH_BASEADDR
26 #undef RAMENV /* hold environment in flash */
30 #define RAMENV /* hold environment in RAM */
35 # define CONFIG_BAUDRATE 115200
36 /* The following table includes the supported baudrates */
37 # define CONFIG_SYS_BAUDRATE_TABLE \
38 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
40 /* setting reset address */
41 /*#define CONFIG_SYS_RESET_ADDRESS CONFIG_SYS_TEXT_BASE*/
44 #undef CONFIG_SYS_ENET
45 #if defined(CONFIG_XILINX_EMACLITE) || defined(CONFIG_XILINX_AXIEMAC)
46 # define CONFIG_SYS_ENET
52 #ifdef XILINX_GPIO_BASEADDR
53 # define CONFIG_XILINX_GPIO
54 # define CONFIG_SYS_GPIO_0_ADDR XILINX_GPIO_BASEADDR
57 /* interrupt controller */
58 #ifdef XILINX_INTC_BASEADDR
59 # define CONFIG_SYS_INTC_0_ADDR XILINX_INTC_BASEADDR
60 # define CONFIG_SYS_INTC_0_NUM XILINX_INTC_NUM_INTR_INPUTS
64 #if defined(XILINX_TIMER_BASEADDR) && defined(XILINX_TIMER_IRQ)
65 # define CONFIG_SYS_TIMER_0_ADDR XILINX_TIMER_BASEADDR
66 # define CONFIG_SYS_TIMER_0_IRQ XILINX_TIMER_IRQ
70 #if defined(XILINX_WATCHDOG_BASEADDR) && defined(XILINX_WATCHDOG_IRQ)
71 # define CONFIG_WATCHDOG_BASEADDR XILINX_WATCHDOG_BASEADDR
72 # define CONFIG_WATCHDOG_IRQ XILINX_WATCHDOG_IRQ
73 # ifndef CONFIG_SPL_BUILD
74 # define CONFIG_HW_WATCHDOG
75 # define CONFIG_XILINX_TB_WATCHDOG
79 #if !defined(CONFIG_OF_CONTROL) || \
80 (defined(CONFIG_SPL_BUILD) && !defined(CONFIG_SPL_OF_CONTROL))
81 /* ddr sdram - main memory */
82 # define CONFIG_SYS_SDRAM_BASE XILINX_RAM_START
83 # define CONFIG_SYS_SDRAM_SIZE XILINX_RAM_SIZE
86 #define CONFIG_SYS_MALLOC_LEN 0xC0000
88 /* Stack location before relocation */
89 #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_TEXT_BASE - \
90 CONFIG_SYS_MALLOC_F_LEN)
93 * CFI flash memory layout - Example
94 * CONFIG_SYS_FLASH_BASE = 0x2200_0000;
95 * CONFIG_SYS_FLASH_SIZE = 0x0080_0000; 8MB
97 * SECT_SIZE = 0x20000; 128kB is one sector
98 * CONFIG_ENV_SIZE = SECT_SIZE; 128kB environment store
100 * 0x2200_0000 CONFIG_SYS_FLASH_BASE
102 * 0x2204_0000 CONFIG_ENV_ADDR
106 * 0x2280_0000 CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE
111 # define CONFIG_SYS_FLASH_BASE XILINX_FLASH_START
112 # define CONFIG_SYS_FLASH_SIZE XILINX_FLASH_SIZE
113 # define CONFIG_SYS_FLASH_CFI 1
114 # define CONFIG_FLASH_CFI_DRIVER 1
116 # define CONFIG_SYS_FLASH_EMPTY_INFO 1
117 /* max number of memory banks */
118 # define CONFIG_SYS_MAX_FLASH_BANKS 1
119 /* max number of sectors on one chip */
120 # define CONFIG_SYS_MAX_FLASH_SECT 512
121 /* hardware flash protection */
122 # define CONFIG_SYS_FLASH_PROTECTION
123 /* use buffered writes (20x faster) */
124 # define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
126 # define CONFIG_ENV_IS_NOWHERE 1
127 # define CONFIG_ENV_SIZE 0x1000
128 # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
130 # else /* FLASH && !RAMENV */
131 # define CONFIG_ENV_IS_IN_FLASH 1
132 /* 128K(one sector) for env */
133 # define CONFIG_ENV_SECT_SIZE 0x20000
134 # define CONFIG_ENV_ADDR \
135 (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE))
136 # define CONFIG_ENV_SIZE 0x20000
137 # endif /* FLASH && !RAMBOOT */
141 # define CONFIG_SYS_NO_FLASH 1
142 # define CONFIG_SYS_SPI_BASE XILINX_SPI_FLASH_BASEADDR
143 # define CONFIG_SPI 1
144 # define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
145 # define CONFIG_SF_DEFAULT_SPEED XILINX_SPI_FLASH_MAX_FREQ
146 # define CONFIG_SF_DEFAULT_CS XILINX_SPI_FLASH_CS
149 # define CONFIG_ENV_IS_NOWHERE 1
150 # define CONFIG_ENV_SIZE 0x1000
151 # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
153 # else /* SPIFLASH && !RAMENV */
154 # define CONFIG_ENV_IS_IN_SPI_FLASH 1
155 # define CONFIG_ENV_SPI_MODE SPI_MODE_3
156 # define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
157 # define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
158 /* 128K(two sectors) for env */
159 # define CONFIG_ENV_SECT_SIZE 0x10000
160 # define CONFIG_ENV_SIZE (2 * CONFIG_ENV_SECT_SIZE)
161 /* Warning: adjust the offset in respect of other flash content and size */
162 # define CONFIG_ENV_OFFSET (128 * CONFIG_ENV_SECT_SIZE) /* at 8MB */
163 # endif /* SPIFLASH && !RAMBOOT */
164 #else /* !SPIFLASH */
167 # define CONFIG_SYS_NO_FLASH 1
168 # define CONFIG_ENV_IS_NOWHERE 1
169 # define CONFIG_ENV_SIZE 0x1000
170 # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE)
171 #endif /* !SPIFLASH */
175 #ifdef XILINX_SYSACE_BASEADDR
176 # define CONFIG_SYSTEMACE
177 /* #define DEBUG_SYSTEMACE */
178 # define SYSTEMACE_CONFIG_FPGA
179 # define CONFIG_SYS_SYSTEMACE_BASE XILINX_SYSACE_BASEADDR
180 # define CONFIG_SYS_SYSTEMACE_WIDTH XILINX_SYSACE_MEM_WIDTH
181 # define CONFIG_DOS_PARTITION
184 #if defined(XILINX_USE_ICACHE)
185 # define CONFIG_ICACHE
187 # undef CONFIG_ICACHE
190 #if defined(XILINX_USE_DCACHE)
191 # define CONFIG_DCACHE
193 # undef CONFIG_DCACHE
196 #ifndef XILINX_DCACHE_BYTE_SIZE
197 #define XILINX_DCACHE_BYTE_SIZE 32768
203 #define CONFIG_BOOTP_BOOTFILESIZE
204 #define CONFIG_BOOTP_BOOTPATH
205 #define CONFIG_BOOTP_GATEWAY
206 #define CONFIG_BOOTP_HOSTNAME
209 * Command line configuration.
211 #define CONFIG_CMD_ASKENV
212 #define CONFIG_CMD_IRQ
213 #define CONFIG_CMD_MFSL
215 #if defined(CONFIG_DCACHE) || defined(CONFIG_ICACHE)
216 # define CONFIG_CMD_CACHE
218 # undef CONFIG_CMD_CACHE
221 #ifdef CONFIG_SYS_ENET
222 # define CONFIG_CMD_PING
223 # define CONFIG_CMD_DHCP
224 # define CONFIG_CMD_TFTPPUT
227 #if defined(CONFIG_SYSTEMACE)
228 # define CONFIG_CMD_EXT2
229 # define CONFIG_CMD_FAT
233 # define CONFIG_CMD_JFFS2
234 # define CONFIG_CMD_UBI
235 # undef CONFIG_CMD_UBIFS
237 # if !defined(RAMENV)
238 # define CONFIG_CMD_SAVES
242 #if defined(SPIFLASH)
243 # define CONFIG_CMD_SF
245 # if !defined(RAMENV)
246 # define CONFIG_CMD_SAVES
249 # undef CONFIG_CMD_JFFS2
250 # undef CONFIG_CMD_UBI
251 # undef CONFIG_CMD_UBIFS
255 #if defined(CONFIG_CMD_JFFS2)
256 # define CONFIG_MTD_PARTITIONS
259 #if defined(CONFIG_CMD_UBIFS)
260 # define CONFIG_CMD_UBI
264 #if defined(CONFIG_CMD_UBI)
265 # define CONFIG_MTD_PARTITIONS
266 # define CONFIG_RBTREE
269 #if defined(CONFIG_MTD_PARTITIONS)
271 #define CONFIG_CMD_MTDPARTS /* mtdparts command line support */
272 #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
273 #define CONFIG_FLASH_CFI_MTD
274 #define MTDIDS_DEFAULT "nor0=flash-0"
276 /* default mtd partition table */
277 #define MTDPARTS_DEFAULT "mtdparts=flash-0:256k(u-boot),"\
278 "256k(env),3m(kernel),1m(romfs),"\
279 "1m(cramfs),-(jffs2)"
282 /* size of console buffer */
283 #define CONFIG_SYS_CBSIZE 512
284 /* print buffer size */
285 #define CONFIG_SYS_PBSIZE \
286 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
287 /* max number of command args */
288 #define CONFIG_SYS_MAXARGS 15
289 #define CONFIG_SYS_LONGHELP
290 /* default load address */
291 #define CONFIG_SYS_LOAD_ADDR XILINX_RAM_START
293 #define CONFIG_BOOTDELAY -1 /* -1 disables auto-boot */
294 #define CONFIG_BOOTARGS "root=romfs"
295 #define CONFIG_HOSTNAME XILINX_BOARD_NAME
296 #define CONFIG_BOOTCOMMAND "base 0;tftp 11000000 image.img;bootm"
297 #define CONFIG_IPADDR 192.168.0.3
298 #define CONFIG_SERVERIP 192.168.0.5
299 #define CONFIG_GATEWAYIP 192.168.0.1
301 /* architecture dependent code */
302 #define CONFIG_SYS_USR_EXCEP /* user exception */
304 #define CONFIG_PREBOOT "echo U-BOOT for ${hostname};setenv preboot;echo"
306 #define CONFIG_EXTRA_ENV_SETTINGS "unlock=yes\0" \
308 "mtdparts=mtdparts=flash-0:"\
309 "256k(u-boot),256k(env),3m(kernel),"\
310 "1m(romfs),1m(cramfs),-(jffs2)\0"\
311 "nc=setenv stdout nc;"\
312 "setenv stdin nc\0" \
313 "serial=setenv stdout serial;"\
314 "setenv stdin serial\0"
316 #define CONFIG_CMDLINE_EDITING
318 #define CONFIG_NETCONSOLE
319 #define CONFIG_SYS_CONSOLE_IS_IN_ENV
321 /* Use the HUSH parser */
322 #define CONFIG_SYS_HUSH_PARSER
324 /* Enable flat device tree support */
327 #define CONFIG_OF_LIBFDT 1
329 #if defined(CONFIG_XILINX_AXIEMAC)
330 # define CONFIG_MII 1
331 # define CONFIG_CMD_MII 1
332 # define CONFIG_PHY_GIGE 1
333 # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN 1
334 # define CONFIG_PHY_ATHEROS 1
335 # define CONFIG_PHY_BROADCOM 1
336 # define CONFIG_PHY_DAVICOM 1
337 # define CONFIG_PHY_LXT 1
338 # define CONFIG_PHY_MARVELL 1
339 # define CONFIG_PHY_MICREL 1
340 # define CONFIG_PHY_MICREL_KSZ9021
341 # define CONFIG_PHY_NATSEMI 1
342 # define CONFIG_PHY_REALTEK 1
343 # define CONFIG_PHY_VITESSE 1
346 # undef CONFIG_CMD_MII
350 #define CONFIG_CMD_SPL
351 #define CONFIG_SPL_FRAMEWORK
352 #define CONFIG_SPL_LIBCOMMON_SUPPORT
353 #define CONFIG_SPL_LIBGENERIC_SUPPORT
354 #define CONFIG_SPL_SERIAL_SUPPORT
355 #define CONFIG_SPL_BOARD_INIT
357 #define CONFIG_SPL_LDSCRIPT "arch/microblaze/cpu/u-boot-spl.lds"
359 #define CONFIG_SPL_RAM_DEVICE
360 #ifdef CONFIG_SYS_FLASH_BASE
361 # define CONFIG_SPL_NOR_SUPPORT
362 # define CONFIG_SYS_UBOOT_BASE CONFIG_SYS_FLASH_BASE
365 /* for booting directly linux */
366 #define CONFIG_SPL_OS_BOOT
368 #define CONFIG_SYS_OS_BASE (CONFIG_SYS_FLASH_BASE + \
370 #define CONFIG_SYS_FDT_BASE (CONFIG_SYS_FLASH_BASE + \
372 #define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_TEXT_BASE + \
375 /* SP location before relocation, must use scratch RAM */
377 #define CONFIG_SYS_INIT_RAM_ADDR 0x0
378 /* BRAM size - will be generated */
379 #define CONFIG_SYS_INIT_RAM_SIZE 0x100000
381 # define CONFIG_SPL_STACK_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
382 CONFIG_SYS_INIT_RAM_SIZE - \
383 CONFIG_SYS_MALLOC_F_LEN)
385 /* Just for sure that there is a space for stack */
386 #define CONFIG_SPL_STACK_SIZE 0x100
388 #define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
390 #define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_INIT_RAM_SIZE - \
391 CONFIG_SYS_INIT_RAM_ADDR - \
392 CONFIG_SYS_MALLOC_F_LEN - \
393 CONFIG_SPL_STACK_SIZE)
395 #endif /* __CONFIG_H */