git.ipfire.org Git - thirdparty/glibc.git/commit

]> git.ipfire.org Git - thirdparty/glibc.git/commit

projects / thirdparty / glibc.git / commit

author	Sunil K Pandey <skpgkp2@gmail.com>
	Wed, 29 Dec 2021 16:53:16 +0000 (08:53 -0800)
committer	Sunil K Pandey <skpgkp2@gmail.com>
	Wed, 29 Dec 2021 19:37:42 +0000 (11:37 -0800)
commit	ef7ea9c1327be11c54462cb539ea8854979a21f3
tree	ddf578d007fe3fe3d15e42f63f82cc432123c47e	tree \| snapshot
parent	8b726453d560eef536c9ff730f5f5be05b4ad6a7	commit \| diff

x86-64: Add vector cosh/coshf implementation to libmvec

Implement vectorized cosh/coshf containing SSE, AVX, AVX2 and
AVX512 versions for libmvec as per vector ABI. It also contains
accuracy and ABI tests for vector cosh/coshf with regenerated ulps.

Reviewed-by: H.J. Lu <hjl.tools@gmail.com>

50 files changed:

bits/libm-simd-decl-stubs.h		diff \| blob \| blame \| history
math/bits/mathcalls.h		diff \| blob \| blame \| history
sysdeps/unix/sysv/linux/x86_64/libmvec.abilist		diff \| blob \| blame \| history
sysdeps/x86/fpu/bits/math-vector.h		diff \| blob \| blame \| history
sysdeps/x86/fpu/finclude/math-vector-fortran.h		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/Makeconfig		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/Versions		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/libm-test-ulps		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/multiarch/svml_d_cosh2_core-sse2.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_d_cosh2_core.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_d_cosh2_core_sse4.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_d_cosh4_core-sse.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_d_cosh4_core.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_d_cosh4_core_avx2.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_d_cosh8_core-avx2.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_d_cosh8_core.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_d_cosh8_core_avx512.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf16_core-avx2.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf16_core.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf16_core_avx512.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf4_core-sse2.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf4_core.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf4_core_sse4.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf8_core-sse.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf8_core.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/multiarch/svml_s_coshf8_core_avx2.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/svml_d_cosh2_core.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/svml_d_cosh4_core.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/svml_d_cosh4_core_avx.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/svml_d_cosh8_core.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/svml_s_coshf16_core.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/svml_s_coshf4_core.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/svml_s_coshf8_core.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/svml_s_coshf8_core_avx.S	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-double-libmvec-cosh-avx.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-double-libmvec-cosh-avx2.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-double-libmvec-cosh-avx512f.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-double-libmvec-cosh.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-double-vlen2-wrappers.c		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/test-double-vlen4-avx2-wrappers.c		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/test-double-vlen4-wrappers.c		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/test-double-vlen8-wrappers.c		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/test-float-libmvec-coshf-avx.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-float-libmvec-coshf-avx2.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-float-libmvec-coshf-avx512f.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-float-libmvec-coshf.c	[new file with mode: 0644]	blob
sysdeps/x86_64/fpu/test-float-vlen16-wrappers.c		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/test-float-vlen4-wrappers.c		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/test-float-vlen8-avx2-wrappers.c		diff \| blob \| blame \| history
sysdeps/x86_64/fpu/test-float-vlen8-wrappers.c		diff \| blob \| blame \| history

A mirror of the official glibc repository

RSS Atom