]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - arch/mips/jz4740/board-qi_lb60.c
MIPS: lb60: Fix pin mappings
[thirdparty/kernel/stable.git] / arch / mips / jz4740 / board-qi_lb60.c
CommitLineData
3a63cbb8 1// SPDX-License-Identifier: GPL-2.0-or-later
e6b78c4f
LPC
2/*
3 * linux/arch/mips/jz4740/board-qi_lb60.c
4 *
5 * QI_LB60 board support
6 *
7 * Copyright (c) 2009 Qi Hardware inc.,
8 * Author: Xiangfu Liu <xiangfu@qi-hardware.com>
fe749aab 9 * Copyright 2010, Lars-Peter Clausen <lars@metafoo.de>
e6b78c4f
LPC
10 */
11
12#include <linux/kernel.h>
13#include <linux/init.h>
14#include <linux/gpio.h>
0a6d3158 15#include <linux/gpio/machine.h>
e6b78c4f
LPC
16
17#include <linux/input.h>
18#include <linux/gpio_keys.h>
19#include <linux/input/matrix_keypad.h>
20#include <linux/spi/spi.h>
21#include <linux/spi/spi_gpio.h>
636f8ba6
PC
22#include <linux/pinctrl/machine.h>
23#include <linux/pinctrl/pinconf-generic.h>
e6b78c4f
LPC
24#include <linux/power_supply.h>
25#include <linux/power/jz4740-battery.h>
0b4cf181 26#include <linux/power/gpio-charger.h>
0503b697 27#include <linux/pwm.h>
e6b78c4f 28
e65e3a50
BB
29#include <linux/platform_data/jz4740/jz4740_nand.h>
30
5b235dc2 31#include <asm/mach-jz4740/gpio.h>
e6b78c4f
LPC
32#include <asm/mach-jz4740/jz4740_fb.h>
33#include <asm/mach-jz4740/jz4740_mmc.h>
e6b78c4f
LPC
34
35#include <linux/regulator/fixed.h>
36#include <linux/regulator/machine.h>
37
e6b78c4f
LPC
38#include <asm/mach-jz4740/platform.h>
39
40#include "clock.h"
41
e6b78c4f 42/* GPIOs */
e6b78c4f
LPC
43#define QI_LB60_GPIO_KEYOUT(x) (JZ_GPIO_PORTC(10) + (x))
44#define QI_LB60_GPIO_KEYIN(x) (JZ_GPIO_PORTD(18) + (x))
45#define QI_LB60_GPIO_KEYIN8 JZ_GPIO_PORTD(26)
46
47/* NAND */
e6b78c4f
LPC
48
49/* Early prototypes of the QI LB60 had only 1GB of NAND.
25985edc 50 * In order to support these devices as well the partition and ecc layout is
b595076a 51 * initialized depending on the NAND size */
e6b78c4f
LPC
52static struct mtd_partition qi_lb60_partitions_1gb[] = {
53 {
54 .name = "NAND BOOT partition",
55 .offset = 0 * 0x100000,
56 .size = 4 * 0x100000,
57 },
58 {
59 .name = "NAND KERNEL partition",
60 .offset = 4 * 0x100000,
61 .size = 4 * 0x100000,
62 },
63 {
64 .name = "NAND ROOTFS partition",
65 .offset = 8 * 0x100000,
66 .size = (504 + 512) * 0x100000,
67 },
68};
69
e6b78c4f
LPC
70static struct mtd_partition qi_lb60_partitions_2gb[] = {
71 {
72 .name = "NAND BOOT partition",
73 .offset = 0 * 0x100000,
74 .size = 4 * 0x100000,
75 },
76 {
77 .name = "NAND KERNEL partition",
78 .offset = 4 * 0x100000,
79 .size = 4 * 0x100000,
80 },
81 {
82 .name = "NAND ROOTFS partition",
83 .offset = 8 * 0x100000,
84 .size = (504 + 512 + 1024) * 0x100000,
85 },
86};
87
50533187
BB
88static int qi_lb60_ooblayout_ecc(struct mtd_info *mtd, int section,
89 struct mtd_oob_region *oobregion)
90{
91 if (section)
92 return -ERANGE;
93
94 oobregion->length = 36;
95 oobregion->offset = 6;
96
97 if (mtd->oobsize == 128) {
98 oobregion->length *= 2;
99 oobregion->offset *= 2;
100 }
101
102 return 0;
103}
104
105static int qi_lb60_ooblayout_free(struct mtd_info *mtd, int section,
106 struct mtd_oob_region *oobregion)
107{
108 int eccbytes = 36, eccoff = 6;
109
110 if (section > 1)
111 return -ERANGE;
112
113 if (mtd->oobsize == 128) {
114 eccbytes *= 2;
115 eccoff *= 2;
116 }
117
118 if (!section) {
119 oobregion->offset = 2;
120 oobregion->length = eccoff - 2;
121 } else {
122 oobregion->offset = eccoff + eccbytes;
123 oobregion->length = mtd->oobsize - oobregion->offset;
124 }
125
126 return 0;
127}
128
129static const struct mtd_ooblayout_ops qi_lb60_ooblayout_ops = {
130 .ecc = qi_lb60_ooblayout_ecc,
131 .free = qi_lb60_ooblayout_free,
132};
133
e6b78c4f 134static void qi_lb60_nand_ident(struct platform_device *pdev,
50533187 135 struct mtd_info *mtd, struct mtd_partition **partitions,
e6b78c4f
LPC
136 int *num_partitions)
137{
50533187
BB
138 struct nand_chip *chip = mtd_to_nand(mtd);
139
e6b78c4f 140 if (chip->page_shift == 12) {
e6b78c4f
LPC
141 *partitions = qi_lb60_partitions_2gb;
142 *num_partitions = ARRAY_SIZE(qi_lb60_partitions_2gb);
143 } else {
e6b78c4f
LPC
144 *partitions = qi_lb60_partitions_1gb;
145 *num_partitions = ARRAY_SIZE(qi_lb60_partitions_1gb);
146 }
50533187
BB
147
148 mtd_set_ooblayout(mtd, &qi_lb60_ooblayout_ops);
e6b78c4f
LPC
149}
150
151static struct jz_nand_platform_data qi_lb60_nand_pdata = {
152 .ident_callback = qi_lb60_nand_ident,
56635d79 153 .banks = { 1 },
e6b78c4f
LPC
154};
155
cd145af9
LPC
156static struct gpiod_lookup_table qi_lb60_nand_gpio_table = {
157 .dev_id = "jz4740-nand.0",
158 .table = {
636f8ba6 159 GPIO_LOOKUP("GPIOC", 30, "busy", 0),
cd145af9
LPC
160 { },
161 },
162};
163
164
e6b78c4f
LPC
165/* Keyboard*/
166
167#define KEY_QI_QI KEY_F13
168#define KEY_QI_UPRED KEY_RIGHTALT
169#define KEY_QI_VOLUP KEY_VOLUMEUP
170#define KEY_QI_VOLDOWN KEY_VOLUMEDOWN
171#define KEY_QI_FN KEY_LEFTCTRL
172
173static const uint32_t qi_lb60_keymap[] = {
174 KEY(0, 0, KEY_F1), /* S2 */
175 KEY(0, 1, KEY_F2), /* S3 */
176 KEY(0, 2, KEY_F3), /* S4 */
177 KEY(0, 3, KEY_F4), /* S5 */
178 KEY(0, 4, KEY_F5), /* S6 */
179 KEY(0, 5, KEY_F6), /* S7 */
180 KEY(0, 6, KEY_F7), /* S8 */
181
182 KEY(1, 0, KEY_Q), /* S10 */
183 KEY(1, 1, KEY_W), /* S11 */
184 KEY(1, 2, KEY_E), /* S12 */
185 KEY(1, 3, KEY_R), /* S13 */
186 KEY(1, 4, KEY_T), /* S14 */
187 KEY(1, 5, KEY_Y), /* S15 */
188 KEY(1, 6, KEY_U), /* S16 */
189 KEY(1, 7, KEY_I), /* S17 */
190 KEY(2, 0, KEY_A), /* S18 */
191 KEY(2, 1, KEY_S), /* S19 */
192 KEY(2, 2, KEY_D), /* S20 */
193 KEY(2, 3, KEY_F), /* S21 */
194 KEY(2, 4, KEY_G), /* S22 */
195 KEY(2, 5, KEY_H), /* S23 */
196 KEY(2, 6, KEY_J), /* S24 */
197 KEY(2, 7, KEY_K), /* S25 */
198 KEY(3, 0, KEY_ESC), /* S26 */
199 KEY(3, 1, KEY_Z), /* S27 */
200 KEY(3, 2, KEY_X), /* S28 */
201 KEY(3, 3, KEY_C), /* S29 */
202 KEY(3, 4, KEY_V), /* S30 */
203 KEY(3, 5, KEY_B), /* S31 */
204 KEY(3, 6, KEY_N), /* S32 */
205 KEY(3, 7, KEY_M), /* S33 */
206 KEY(4, 0, KEY_TAB), /* S34 */
207 KEY(4, 1, KEY_CAPSLOCK), /* S35 */
208 KEY(4, 2, KEY_BACKSLASH), /* S36 */
209 KEY(4, 3, KEY_APOSTROPHE), /* S37 */
210 KEY(4, 4, KEY_COMMA), /* S38 */
211 KEY(4, 5, KEY_DOT), /* S39 */
212 KEY(4, 6, KEY_SLASH), /* S40 */
213 KEY(4, 7, KEY_UP), /* S41 */
214 KEY(5, 0, KEY_O), /* S42 */
215 KEY(5, 1, KEY_L), /* S43 */
216 KEY(5, 2, KEY_EQUAL), /* S44 */
217 KEY(5, 3, KEY_QI_UPRED), /* S45 */
218 KEY(5, 4, KEY_SPACE), /* S46 */
219 KEY(5, 5, KEY_QI_QI), /* S47 */
220 KEY(5, 6, KEY_RIGHTCTRL), /* S48 */
221 KEY(5, 7, KEY_LEFT), /* S49 */
222 KEY(6, 0, KEY_F8), /* S50 */
223 KEY(6, 1, KEY_P), /* S51 */
224 KEY(6, 2, KEY_BACKSPACE),/* S52 */
225 KEY(6, 3, KEY_ENTER), /* S53 */
226 KEY(6, 4, KEY_QI_VOLUP), /* S54 */
227 KEY(6, 5, KEY_QI_VOLDOWN), /* S55 */
228 KEY(6, 6, KEY_DOWN), /* S56 */
229 KEY(6, 7, KEY_RIGHT), /* S57 */
230
231 KEY(7, 0, KEY_LEFTSHIFT), /* S58 */
70342287 232 KEY(7, 1, KEY_LEFTALT), /* S59 */
e6b78c4f
LPC
233 KEY(7, 2, KEY_QI_FN), /* S60 */
234};
235
236static const struct matrix_keymap_data qi_lb60_keymap_data = {
237 .keymap = qi_lb60_keymap,
238 .keymap_size = ARRAY_SIZE(qi_lb60_keymap),
239};
240
241static const unsigned int qi_lb60_keypad_cols[] = {
242 QI_LB60_GPIO_KEYOUT(0),
243 QI_LB60_GPIO_KEYOUT(1),
244 QI_LB60_GPIO_KEYOUT(2),
245 QI_LB60_GPIO_KEYOUT(3),
246 QI_LB60_GPIO_KEYOUT(4),
247 QI_LB60_GPIO_KEYOUT(5),
248 QI_LB60_GPIO_KEYOUT(6),
249 QI_LB60_GPIO_KEYOUT(7),
250};
251
252static const unsigned int qi_lb60_keypad_rows[] = {
253 QI_LB60_GPIO_KEYIN(0),
254 QI_LB60_GPIO_KEYIN(1),
255 QI_LB60_GPIO_KEYIN(2),
256 QI_LB60_GPIO_KEYIN(3),
257 QI_LB60_GPIO_KEYIN(4),
258 QI_LB60_GPIO_KEYIN(5),
fe749aab 259 QI_LB60_GPIO_KEYIN(6),
e6b78c4f
LPC
260 QI_LB60_GPIO_KEYIN8,
261};
262
263static struct matrix_keypad_platform_data qi_lb60_pdata = {
264 .keymap_data = &qi_lb60_keymap_data,
265 .col_gpios = qi_lb60_keypad_cols,
266 .row_gpios = qi_lb60_keypad_rows,
267 .num_col_gpios = ARRAY_SIZE(qi_lb60_keypad_cols),
268 .num_row_gpios = ARRAY_SIZE(qi_lb60_keypad_rows),
269 .col_scan_delay_us = 10,
270 .debounce_ms = 10,
271 .wakeup = 1,
272 .active_low = 1,
273};
274
275static struct platform_device qi_lb60_keypad = {
276 .name = "matrix-keypad",
277 .id = -1,
278 .dev = {
279 .platform_data = &qi_lb60_pdata,
280 },
281};
282
283/* Display */
284static struct fb_videomode qi_lb60_video_modes[] = {
285 {
286 .name = "320x240",
287 .xres = 320,
288 .yres = 240,
289 .refresh = 30,
290 .left_margin = 140,
291 .right_margin = 273,
292 .upper_margin = 20,
293 .lower_margin = 2,
294 .hsync_len = 1,
295 .vsync_len = 1,
296 .sync = 0,
297 .vmode = FB_VMODE_NONINTERLACED,
298 },
299};
300
301static struct jz4740_fb_platform_data qi_lb60_fb_pdata = {
302 .width = 60,
303 .height = 45,
304 .num_modes = ARRAY_SIZE(qi_lb60_video_modes),
305 .modes = qi_lb60_video_modes,
306 .bpp = 24,
307 .lcd_type = JZ_LCD_TYPE_8BIT_SERIAL,
308 .pixclk_falling_edge = 1,
309};
310
9b00bc7b 311struct spi_gpio_platform_data qi_lb60_spigpio_platform_data = {
e6b78c4f
LPC
312 .num_chipselect = 1,
313};
314
9b00bc7b 315static struct platform_device qi_lb60_spigpio_device = {
e6b78c4f
LPC
316 .name = "spi_gpio",
317 .id = 1,
318 .dev = {
9b00bc7b
LW
319 .platform_data = &qi_lb60_spigpio_platform_data,
320 },
321};
322
323static struct gpiod_lookup_table qi_lb60_spigpio_gpio_table = {
324 .dev_id = "spi_gpio",
325 .table = {
326 GPIO_LOOKUP("GPIOC", 23,
327 "sck", GPIO_ACTIVE_HIGH),
328 GPIO_LOOKUP("GPIOC", 22,
329 "mosi", GPIO_ACTIVE_HIGH),
330 GPIO_LOOKUP("GPIOC", 21,
331 "cs", GPIO_ACTIVE_HIGH),
332 { },
e6b78c4f
LPC
333 },
334};
335
336static struct spi_board_info qi_lb60_spi_board_info[] = {
337 {
338 .modalias = "ili8960",
e6b78c4f
LPC
339 .chip_select = 0,
340 .bus_num = 1,
341 .max_speed_hz = 30 * 1000,
342 .mode = SPI_3WIRE,
343 },
344};
345
346/* Battery */
347static struct jz_battery_platform_data qi_lb60_battery_pdata = {
70342287 348 .gpio_charge = JZ_GPIO_PORTC(27),
e6b78c4f
LPC
349 .gpio_charge_active_low = 1,
350 .info = {
351 .name = "battery",
352 .technology = POWER_SUPPLY_TECHNOLOGY_LIPO,
353 .voltage_max_design = 4200000,
354 .voltage_min_design = 3600000,
355 },
356};
357
358/* GPIO Key: power */
359static struct gpio_keys_button qi_lb60_gpio_keys_buttons[] = {
360 [0] = {
361 .code = KEY_POWER,
362 .gpio = JZ_GPIO_PORTD(29),
363 .active_low = 1,
364 .desc = "Power",
365 .wakeup = 1,
366 },
367};
368
369static struct gpio_keys_platform_data qi_lb60_gpio_keys_data = {
370 .nbuttons = ARRAY_SIZE(qi_lb60_gpio_keys_buttons),
371 .buttons = qi_lb60_gpio_keys_buttons,
372};
373
374static struct platform_device qi_lb60_gpio_keys = {
70342287 375 .name = "gpio-keys",
e6b78c4f
LPC
376 .id = -1,
377 .dev = {
378 .platform_data = &qi_lb60_gpio_keys_data,
379 }
380};
381
382static struct jz4740_mmc_platform_data qi_lb60_mmc_pdata = {
0f6f3235 383 /* Intentionally left blank */
e6b78c4f
LPC
384};
385
0c901c05
LW
386static struct gpiod_lookup_table qi_lb60_mmc_gpio_table = {
387 .dev_id = "jz4740-mmc.0",
388 .table = {
389 GPIO_LOOKUP("GPIOD", 0, "cd", GPIO_ACTIVE_HIGH),
0f6f3235 390 GPIO_LOOKUP("GPIOD", 2, "power", GPIO_ACTIVE_LOW),
0c901c05
LW
391 { },
392 },
393};
394
46d6ccdb 395/* beeper */
0503b697
TR
396static struct pwm_lookup qi_lb60_pwm_lookup[] = {
397 PWM_LOOKUP("jz4740-pwm", 4, "pwm-beeper", NULL, 0,
398 PWM_POLARITY_NORMAL),
399};
400
e6b78c4f
LPC
401static struct platform_device qi_lb60_pwm_beeper = {
402 .name = "pwm-beeper",
403 .id = -1,
e6b78c4f
LPC
404};
405
0b4cf181
LPC
406/* charger */
407static char *qi_lb60_batteries[] = {
408 "battery",
409};
410
411static struct gpio_charger_platform_data qi_lb60_charger_pdata = {
412 .name = "usb",
413 .type = POWER_SUPPLY_TYPE_USB,
414 .gpio = JZ_GPIO_PORTD(28),
415 .gpio_active_low = 1,
416 .supplied_to = qi_lb60_batteries,
417 .num_supplicants = ARRAY_SIZE(qi_lb60_batteries),
418};
419
420static struct platform_device qi_lb60_charger_device = {
421 .name = "gpio-charger",
422 .dev = {
423 .platform_data = &qi_lb60_charger_pdata,
424 },
425};
426
b33005f3
AL
427/* audio */
428static struct platform_device qi_lb60_audio_device = {
429 .name = "qi-lb60-audio",
430 .id = -1,
431};
0b4cf181 432
218e18a3
LPC
433static struct gpiod_lookup_table qi_lb60_audio_gpio_table = {
434 .dev_id = "qi-lb60-audio",
435 .table = {
636f8ba6
PC
436 GPIO_LOOKUP("GPIOB", 29, "snd", 0),
437 GPIO_LOOKUP("GPIOD", 4, "amp", 0),
218e18a3
LPC
438 { },
439 },
440};
441
e6b78c4f
LPC
442static struct platform_device *jz_platform_devices[] __initdata = {
443 &jz4740_udc_device,
c330fd90 444 &jz4740_udc_xceiv_device,
e6b78c4f
LPC
445 &jz4740_mmc_device,
446 &jz4740_nand_device,
447 &qi_lb60_keypad,
9b00bc7b 448 &qi_lb60_spigpio_device,
e6b78c4f
LPC
449 &jz4740_framebuffer_device,
450 &jz4740_pcm_device,
451 &jz4740_i2s_device,
452 &jz4740_codec_device,
e6b78c4f 453 &jz4740_adc_device,
f6b8a570 454 &jz4740_pwm_device,
cdcb90ad 455 &jz4740_dma_device,
e6b78c4f
LPC
456 &qi_lb60_gpio_keys,
457 &qi_lb60_pwm_beeper,
0b4cf181 458 &qi_lb60_charger_device,
b33005f3 459 &qi_lb60_audio_device,
e6b78c4f
LPC
460};
461
636f8ba6
PC
462static unsigned long pin_cfg_bias_disable[] = {
463 PIN_CONFIG_BIAS_DISABLE,
464};
465
466static struct pinctrl_map pin_map[] __initdata = {
467 /* NAND pin configuration */
468 PIN_MAP_MUX_GROUP_DEFAULT("jz4740-nand",
1323c3b7 469 "10010000.pin-controller", "nand-cs1", "nand"),
636f8ba6
PC
470
471 /* fbdev pin configuration */
472 PIN_MAP_MUX_GROUP("jz4740-fb", PINCTRL_STATE_DEFAULT,
1323c3b7 473 "10010000.pin-controller", "lcd-8bit", "lcd"),
636f8ba6 474 PIN_MAP_MUX_GROUP("jz4740-fb", PINCTRL_STATE_SLEEP,
1323c3b7 475 "10010000.pin-controller", "lcd-no-pins", "lcd"),
636f8ba6
PC
476
477 /* MMC pin configuration */
478 PIN_MAP_MUX_GROUP_DEFAULT("jz4740-mmc.0",
1323c3b7 479 "10010000.pin-controller", "mmc-1bit", "mmc"),
636f8ba6 480 PIN_MAP_MUX_GROUP_DEFAULT("jz4740-mmc.0",
1323c3b7 481 "10010000.pin-controller", "mmc-4bit", "mmc"),
636f8ba6 482 PIN_MAP_CONFIGS_PIN_DEFAULT("jz4740-mmc.0",
1323c3b7 483 "10010000.pin-controller", "PD0", pin_cfg_bias_disable),
636f8ba6 484 PIN_MAP_CONFIGS_PIN_DEFAULT("jz4740-mmc.0",
1323c3b7 485 "10010000.pin-controller", "PD2", pin_cfg_bias_disable),
636f8ba6
PC
486
487 /* PWM pin configuration */
488 PIN_MAP_MUX_GROUP_DEFAULT("jz4740-pwm",
1323c3b7 489 "10010000.pin-controller", "pwm4", "pwm4"),
636f8ba6
PC
490};
491
e6b78c4f
LPC
492
493static int __init qi_lb60_init_platform_devices(void)
494{
495 jz4740_framebuffer_device.dev.platform_data = &qi_lb60_fb_pdata;
496 jz4740_nand_device.dev.platform_data = &qi_lb60_nand_pdata;
497 jz4740_adc_device.dev.platform_data = &qi_lb60_battery_pdata;
498 jz4740_mmc_device.dev.platform_data = &qi_lb60_mmc_pdata;
499
218e18a3 500 gpiod_add_lookup_table(&qi_lb60_audio_gpio_table);
cd145af9 501 gpiod_add_lookup_table(&qi_lb60_nand_gpio_table);
9b00bc7b 502 gpiod_add_lookup_table(&qi_lb60_spigpio_gpio_table);
0c901c05 503 gpiod_add_lookup_table(&qi_lb60_mmc_gpio_table);
218e18a3 504
e6b78c4f
LPC
505 spi_register_board_info(qi_lb60_spi_board_info,
506 ARRAY_SIZE(qi_lb60_spi_board_info));
507
0503b697 508 pwm_add_table(qi_lb60_pwm_lookup, ARRAY_SIZE(qi_lb60_pwm_lookup));
636f8ba6 509 pinctrl_register_mappings(pin_map, ARRAY_SIZE(pin_map));
0503b697 510
e6b78c4f
LPC
511 return platform_add_devices(jz_platform_devices,
512 ARRAY_SIZE(jz_platform_devices));
513
514}
515
e6b78c4f
LPC
516static int __init qi_lb60_board_setup(void)
517{
46d6ccdb 518 printk(KERN_INFO "Qi Hardware JZ4740 QI LB60 setup\n");
e6b78c4f 519
e6b78c4f 520 if (qi_lb60_init_platform_devices())
ab75dc02 521 panic("Failed to initialize platform devices");
e6b78c4f
LPC
522
523 return 0;
524}
525arch_initcall(qi_lb60_board_setup);