]> git.ipfire.org Git - thirdparty/kernel/stable.git/blame - arch/powerpc/mm/mmu_decl.h
powerpc/mm/32s: Use BATs for STRICT_KERNEL_RWX
[thirdparty/kernel/stable.git] / arch / powerpc / mm / mmu_decl.h
CommitLineData
14cf11af
PM
1/*
2 * Declarations of procedures and variables shared between files
3 * in arch/ppc/mm/.
4 *
5 * Derived from arch/ppc/mm/init.c:
6 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
7 *
8 * Modifications by Paul Mackerras (PowerMac) (paulus@cs.anu.edu.au)
9 * and Cort Dougan (PReP) (cort@cs.nmt.edu)
10 * Copyright (C) 1996 Paul Mackerras
14cf11af
PM
11 *
12 * Derived from "arch/i386/mm/init.c"
13 * Copyright (C) 1991, 1992, 1993, 1994 Linus Torvalds
14 *
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License
17 * as published by the Free Software Foundation; either version
18 * 2 of the License, or (at your option) any later version.
19 *
20 */
62102307 21#include <linux/mm.h>
14cf11af
PM
22#include <asm/mmu.h>
23
2a4aca11 24#ifdef CONFIG_PPC_MMU_NOHASH
cf4a6085 25#include <asm/trace.h>
2a4aca11
BH
26
27/*
28 * On 40x and 8xx, we directly inline tlbia and tlbivax
29 */
968159c0 30#if defined(CONFIG_40x) || defined(CONFIG_PPC_8xx)
2a4aca11
BH
31static inline void _tlbil_all(void)
32{
4a082682 33 asm volatile ("sync; tlbia; isync" : : : "memory");
8114c36e 34 trace_tlbia(MMU_NO_CONTEXT);
2a4aca11
BH
35}
36static inline void _tlbil_pid(unsigned int pid)
37{
4a082682 38 asm volatile ("sync; tlbia; isync" : : : "memory");
8114c36e 39 trace_tlbia(pid);
2a4aca11 40}
d4e167da
BH
41#define _tlbil_pid_noind(pid) _tlbil_pid(pid)
42
968159c0 43#else /* CONFIG_40x || CONFIG_PPC_8xx */
2a4aca11
BH
44extern void _tlbil_all(void);
45extern void _tlbil_pid(unsigned int pid);
25d21ad6
BH
46#ifdef CONFIG_PPC_BOOK3E
47extern void _tlbil_pid_noind(unsigned int pid);
48#else
d4e167da 49#define _tlbil_pid_noind(pid) _tlbil_pid(pid)
25d21ad6 50#endif
968159c0 51#endif /* !(CONFIG_40x || CONFIG_PPC_8xx) */
2a4aca11
BH
52
53/*
54 * On 8xx, we directly inline tlbie, on others, it's extern
55 */
968159c0 56#ifdef CONFIG_PPC_8xx
d4e167da
BH
57static inline void _tlbil_va(unsigned long address, unsigned int pid,
58 unsigned int tsize, unsigned int ind)
2a4aca11 59{
4a082682 60 asm volatile ("tlbie %0; sync" : : "r" (address) : "memory");
cf4a6085 61 trace_tlbie(0, 0, address, pid, 0, 0, 0);
2a4aca11 62}
25d21ad6
BH
63#elif defined(CONFIG_PPC_BOOK3E)
64extern void _tlbil_va(unsigned long address, unsigned int pid,
65 unsigned int tsize, unsigned int ind);
66#else
d4e167da
BH
67extern void __tlbil_va(unsigned long address, unsigned int pid);
68static inline void _tlbil_va(unsigned long address, unsigned int pid,
69 unsigned int tsize, unsigned int ind)
70{
71 __tlbil_va(address, pid);
72}
968159c0 73#endif /* CONFIG_PPC_8xx */
2a4aca11 74
e7f75ad0 75#if defined(CONFIG_PPC_BOOK3E) || defined(CONFIG_PPC_47x)
25d21ad6
BH
76extern void _tlbivax_bcast(unsigned long address, unsigned int pid,
77 unsigned int tsize, unsigned int ind);
78#else
d4e167da
BH
79static inline void _tlbivax_bcast(unsigned long address, unsigned int pid,
80 unsigned int tsize, unsigned int ind)
2a4aca11
BH
81{
82 BUG();
83}
25d21ad6 84#endif
2a4aca11
BH
85
86#else /* CONFIG_PPC_MMU_NOHASH */
87
ee4f2ea4 88extern void hash_preload(struct mm_struct *mm, unsigned long ea,
34eb138e 89 bool is_exec, unsigned long trap);
ee4f2ea4
BH
90
91
2a4aca11
BH
92extern void _tlbie(unsigned long address);
93extern void _tlbia(void);
94
95#endif /* CONFIG_PPC_MMU_NOHASH */
96
ab1f9dac 97#ifdef CONFIG_PPC32
19f5465e 98
14cf11af 99extern void mapin_ram(void);
7c5c4325 100extern void setbat(int index, unsigned long virt, phys_addr_t phys,
5dd4e4f6 101 unsigned int size, pgprot_t prot);
14cf11af
PM
102
103extern int __map_without_bats;
14cf11af
PM
104extern unsigned int rtas_data, rtas_size;
105
8e561e7e
DG
106struct hash_pte;
107extern struct hash_pte *Hash, *Hash_end;
14cf11af 108extern unsigned long Hash_size, Hash_mask;
32a74949
BH
109
110#endif /* CONFIG_PPC32 */
111
800fc3ee 112extern unsigned long ioremap_bot;
ab1f9dac 113extern unsigned long __max_low_memory;
09b5e63f 114extern phys_addr_t __initial_memory_limit_addr;
2bf3016f
SR
115extern phys_addr_t total_memory;
116extern phys_addr_t total_lowmem;
99c62dd7 117extern phys_addr_t memstart_addr;
d7917ba7 118extern phys_addr_t lowmem_end_addr;
14cf11af 119
de32400d
AH
120#ifdef CONFIG_WII
121extern unsigned long wii_hole_start;
122extern unsigned long wii_hole_size;
123
124extern unsigned long wii_mmu_mapin_mem2(unsigned long top);
125extern void wii_memory_fixups(void);
126#endif
127
14cf11af
PM
128/* ...and now those things that may be slightly different between processor
129 * architectures. -- Dan
130 */
a372acfa 131#ifdef CONFIG_PPC32
14cf11af 132extern void MMU_init_hw(void);
14e609d6 133unsigned long mmu_mapin_ram(unsigned long base, unsigned long top);
a372acfa 134#endif
14cf11af 135
a372acfa 136#ifdef CONFIG_PPC_FSL_BOOK3E
eba5de8d
SW
137extern unsigned long map_mem_in_cams(unsigned long ram, int max_cam_idx,
138 bool dryrun);
1dc91c3e
KG
139extern unsigned long calc_cam_sz(unsigned long ram, unsigned long virt,
140 phys_addr_t phys);
55fd766b 141#ifdef CONFIG_PPC32
14cf11af 142extern void adjust_total_lowmem(void);
78a235ef 143extern int switch_to_as1(void);
0be7d969 144extern void restore_to_as0(int esel, int offset, void *dt_ptr, int bootcpu);
55fd766b 145#endif
78f62237 146extern void loadcam_entry(unsigned int index);
d9e1831a 147extern void loadcam_multi(int first_idx, int num, int tmp_idx);
78f62237
KG
148
149struct tlbcam {
150 u32 MAS0;
151 u32 MAS1;
152 unsigned long MAS2;
153 u32 MAS3;
154 u32 MAS7;
155};
14cf11af 156#endif
3084cdb7 157
d7cceda9 158#if defined(CONFIG_PPC_BOOK3S_32) || defined(CONFIG_FSL_BOOKE) || defined(CONFIG_PPC_8xx)
3084cdb7
CL
159/* 6xx have BATS */
160/* FSL_BOOKE have TLBCAM */
4badd43a 161/* 8xx have LTLB */
3084cdb7
CL
162phys_addr_t v_block_mapped(unsigned long va);
163unsigned long p_block_mapped(phys_addr_t pa);
164#else
165static inline phys_addr_t v_block_mapped(unsigned long va) { return 0; }
166static inline unsigned long p_block_mapped(phys_addr_t pa) { return 0; }
167#endif
63b2bc61
CL
168
169#if defined(CONFIG_PPC_BOOK3S_32)
170void mmu_mark_initmem_nx(void);
171void mmu_mark_rodata_ro(void);
172#else
173static inline void mmu_mark_initmem_nx(void) { }
174static inline void mmu_mark_rodata_ro(void) { }
175#endif