]>
Commit | Line | Data |
---|---|---|
f62b8bb8 | 1 | /* |
1afff42c | 2 | * Copyright (c) 2015-2016, Mellanox Technologies. All rights reserved. |
f62b8bb8 AV |
3 | * |
4 | * This software is available to you under a choice of one of two | |
5 | * licenses. You may choose to be licensed under the terms of the GNU | |
6 | * General Public License (GPL) Version 2, available from the file | |
7 | * COPYING in the main directory of this source tree, or the | |
8 | * OpenIB.org BSD license below: | |
9 | * | |
10 | * Redistribution and use in source and binary forms, with or | |
11 | * without modification, are permitted provided that the following | |
12 | * conditions are met: | |
13 | * | |
14 | * - Redistributions of source code must retain the above | |
15 | * copyright notice, this list of conditions and the following | |
16 | * disclaimer. | |
17 | * | |
18 | * - Redistributions in binary form must reproduce the above | |
19 | * copyright notice, this list of conditions and the following | |
20 | * disclaimer in the documentation and/or other materials | |
21 | * provided with the distribution. | |
22 | * | |
23 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
24 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF | |
25 | * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
26 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS | |
27 | * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN | |
28 | * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
29 | * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE | |
30 | * SOFTWARE. | |
31 | */ | |
1afff42c MF |
32 | #ifndef __MLX5_EN_H__ |
33 | #define __MLX5_EN_H__ | |
f62b8bb8 AV |
34 | |
35 | #include <linux/if_vlan.h> | |
36 | #include <linux/etherdevice.h> | |
ef9814de EBE |
37 | #include <linux/timecounter.h> |
38 | #include <linux/net_tstamp.h> | |
3d8c38af | 39 | #include <linux/ptp_clock_kernel.h> |
48935bbb | 40 | #include <linux/crash_dump.h> |
f62b8bb8 AV |
41 | #include <linux/mlx5/driver.h> |
42 | #include <linux/mlx5/qp.h> | |
43 | #include <linux/mlx5/cq.h> | |
ada68c31 | 44 | #include <linux/mlx5/port.h> |
d18a9470 | 45 | #include <linux/mlx5/vport.h> |
8d7f9ecb | 46 | #include <linux/mlx5/transobj.h> |
1ae1df3a | 47 | #include <linux/mlx5/fs.h> |
e8f887ac | 48 | #include <linux/rhashtable.h> |
cb67b832 | 49 | #include <net/switchdev.h> |
0ddf5432 | 50 | #include <net/xdp.h> |
4f75da36 | 51 | #include <linux/dim.h> |
8ff57c18 | 52 | #include <linux/bits.h> |
f62b8bb8 | 53 | #include "wq.h" |
f62b8bb8 | 54 | #include "mlx5_core.h" |
9218b44d | 55 | #include "en_stats.h" |
fe6d86b3 | 56 | #include "en/fs.h" |
f62b8bb8 | 57 | |
4d8fcf21 | 58 | extern const struct net_device_ops mlx5e_netdev_ops; |
60bbf7ee JDB |
59 | struct page_pool; |
60 | ||
bb909416 IL |
61 | #define MLX5E_METADATA_ETHER_TYPE (0x8CE4) |
62 | #define MLX5E_METADATA_ETHER_LEN 8 | |
63 | ||
1cabe6b0 MG |
64 | #define MLX5_SET_CFG(p, f, v) MLX5_SET(create_flow_group_in, p, f, v) |
65 | ||
c139dbfd ES |
66 | #define MLX5E_ETH_HARD_MTU (ETH_HLEN + VLAN_HLEN + ETH_FCS_LEN) |
67 | ||
472a1e44 TT |
68 | #define MLX5E_HW2SW_MTU(params, hwmtu) ((hwmtu) - ((params)->hard_mtu)) |
69 | #define MLX5E_SW2HW_MTU(params, swmtu) ((swmtu) + ((params)->hard_mtu)) | |
d8bec2b2 | 70 | |
0696d608 | 71 | #define MLX5E_MAX_PRIORITY 8 |
2a5e7a13 | 72 | #define MLX5E_MAX_DSCP 64 |
f62b8bb8 AV |
73 | #define MLX5E_MAX_NUM_TC 8 |
74 | ||
1bfecfca | 75 | #define MLX5_RX_HEADROOM NET_SKB_PAD |
78aedd32 TT |
76 | #define MLX5_SKB_FRAG_SZ(len) (SKB_DATA_ALIGN(len) + \ |
77 | SKB_DATA_ALIGN(sizeof(struct skb_shared_info))) | |
1bfecfca | 78 | |
94816278 TT |
79 | #define MLX5E_RX_MAX_HEAD (256) |
80 | ||
f32f5bd2 DJ |
81 | #define MLX5_MPWRQ_MIN_LOG_STRIDE_SZ(mdev) \ |
82 | (6 + MLX5_CAP_GEN(mdev, cache_line_128byte)) /* HW restriction */ | |
83 | #define MLX5_MPWRQ_LOG_STRIDE_SZ(mdev, req) \ | |
84 | max_t(u32, MLX5_MPWRQ_MIN_LOG_STRIDE_SZ(mdev), req) | |
94816278 TT |
85 | #define MLX5_MPWRQ_DEF_LOG_STRIDE_SZ(mdev) \ |
86 | MLX5_MPWRQ_LOG_STRIDE_SZ(mdev, order_base_2(MLX5E_RX_MAX_HEAD)) | |
f32f5bd2 | 87 | |
7e426671 | 88 | #define MLX5_MPWRQ_LOG_WQE_SZ 18 |
461017cb TT |
89 | #define MLX5_MPWRQ_WQE_PAGE_ORDER (MLX5_MPWRQ_LOG_WQE_SZ - PAGE_SHIFT > 0 ? \ |
90 | MLX5_MPWRQ_LOG_WQE_SZ - PAGE_SHIFT : 0) | |
91 | #define MLX5_MPWRQ_PAGES_PER_WQE BIT(MLX5_MPWRQ_WQE_PAGE_ORDER) | |
fe4c988b SM |
92 | |
93 | #define MLX5_MTT_OCTW(npages) (ALIGN(npages, 8) / 2) | |
73281b78 | 94 | #define MLX5E_REQUIRED_WQE_MTTS (ALIGN(MLX5_MPWRQ_PAGES_PER_WQE, 8)) |
b8a98a4c | 95 | #define MLX5E_LOG_ALIGNED_MPWQE_PPW (ilog2(MLX5E_REQUIRED_WQE_MTTS)) |
73281b78 TT |
96 | #define MLX5E_REQUIRED_MTTS(wqes) (wqes * MLX5E_REQUIRED_WQE_MTTS) |
97 | #define MLX5E_MAX_RQ_NUM_MTTS \ | |
98 | ((1 << 16) * 2) /* So that MLX5_MTT_OCTW(num_mtts) fits into u16 */ | |
99 | #define MLX5E_ORDER2_MAX_PACKET_MTU (order_base_2(10 * 1024)) | |
100 | #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW \ | |
101 | (ilog2(MLX5E_MAX_RQ_NUM_MTTS / MLX5E_REQUIRED_WQE_MTTS)) | |
102 | #define MLX5E_LOG_MAX_RQ_NUM_PACKETS_MPW \ | |
103 | (MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE_MPW + \ | |
104 | (MLX5_MPWRQ_LOG_WQE_SZ - MLX5E_ORDER2_MAX_PACKET_MTU)) | |
105 | ||
069d1146 TT |
106 | #define MLX5E_MIN_SKB_FRAG_SZ (MLX5_SKB_FRAG_SZ(MLX5_RX_HEADROOM)) |
107 | #define MLX5E_LOG_MAX_RX_WQE_BULK \ | |
108 | (ilog2(PAGE_SIZE / roundup_pow_of_two(MLX5E_MIN_SKB_FRAG_SZ))) | |
109 | ||
73281b78 TT |
110 | #define MLX5E_PARAMS_MINIMUM_LOG_SQ_SIZE 0x6 |
111 | #define MLX5E_PARAMS_DEFAULT_LOG_SQ_SIZE 0xa | |
112 | #define MLX5E_PARAMS_MAXIMUM_LOG_SQ_SIZE 0xd | |
113 | ||
069d1146 | 114 | #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE (1 + MLX5E_LOG_MAX_RX_WQE_BULK) |
73281b78 TT |
115 | #define MLX5E_PARAMS_DEFAULT_LOG_RQ_SIZE 0xa |
116 | #define MLX5E_PARAMS_MAXIMUM_LOG_RQ_SIZE min_t(u8, 0xd, \ | |
117 | MLX5E_LOG_MAX_RQ_NUM_PACKETS_MPW) | |
118 | ||
119 | #define MLX5E_PARAMS_MINIMUM_LOG_RQ_SIZE_MPW 0x2 | |
fe4c988b | 120 | |
d9a40271 | 121 | #define MLX5E_PARAMS_DEFAULT_LRO_WQE_SZ (64 * 1024) |
2b029556 SM |
122 | #define MLX5E_DEFAULT_LRO_TIMEOUT 32 |
123 | #define MLX5E_LRO_TIMEOUT_ARR_SIZE 4 | |
124 | ||
f62b8bb8 | 125 | #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC 0x10 |
9908aa29 | 126 | #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_USEC_FROM_CQE 0x3 |
f62b8bb8 AV |
127 | #define MLX5E_PARAMS_DEFAULT_RX_CQ_MODERATION_PKTS 0x20 |
128 | #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC 0x10 | |
0088cbbc | 129 | #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_USEC_FROM_CQE 0x10 |
f62b8bb8 AV |
130 | #define MLX5E_PARAMS_DEFAULT_TX_CQ_MODERATION_PKTS 0x20 |
131 | #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES 0x80 | |
461017cb | 132 | #define MLX5E_PARAMS_DEFAULT_MIN_RX_WQES_MPW 0x2 |
f62b8bb8 | 133 | |
936896e9 AS |
134 | #define MLX5E_LOG_INDIR_RQT_SIZE 0x7 |
135 | #define MLX5E_INDIR_RQT_SIZE BIT(MLX5E_LOG_INDIR_RQT_SIZE) | |
b4e029da | 136 | #define MLX5E_MIN_NUM_CHANNELS 0x1 |
936896e9 | 137 | #define MLX5E_MAX_NUM_CHANNELS (MLX5E_INDIR_RQT_SIZE >> 1) |
507f0c81 | 138 | #define MLX5E_MAX_NUM_SQS (MLX5E_MAX_NUM_CHANNELS * MLX5E_MAX_NUM_TC) |
f62b8bb8 | 139 | #define MLX5E_TX_CQ_POLL_BUDGET 128 |
db05815b | 140 | #define MLX5E_TX_XSK_POLL_BUDGET 64 |
db75373c | 141 | #define MLX5E_SQ_RECOVER_MIN_INTERVAL 500 /* msecs */ |
f62b8bb8 | 142 | |
ea3886ca TT |
143 | #define MLX5E_UMR_WQE_INLINE_SZ \ |
144 | (sizeof(struct mlx5e_umr_wqe) + \ | |
145 | ALIGN(MLX5_MPWRQ_PAGES_PER_WQE * sizeof(struct mlx5_mtt), \ | |
146 | MLX5_UMR_MTT_ALIGNMENT)) | |
147 | #define MLX5E_UMR_WQEBBS \ | |
148 | (DIV_ROUND_UP(MLX5E_UMR_WQE_INLINE_SZ, MLX5_SEND_WQE_BB)) | |
2f48af12 | 149 | |
79c48764 GP |
150 | #define MLX5E_MSG_LEVEL NETIF_MSG_LINK |
151 | ||
152 | #define mlx5e_dbg(mlevel, priv, format, ...) \ | |
153 | do { \ | |
154 | if (NETIF_MSG_##mlevel & (priv)->msglevel) \ | |
155 | netdev_warn(priv->netdev, format, \ | |
156 | ##__VA_ARGS__); \ | |
157 | } while (0) | |
158 | ||
db05815b MM |
159 | enum mlx5e_rq_group { |
160 | MLX5E_RQ_GROUP_REGULAR, | |
161 | MLX5E_RQ_GROUP_XSK, | |
694826e3 | 162 | #define MLX5E_NUM_RQ_GROUPS(g) (1 + MLX5E_RQ_GROUP_##g) |
db05815b | 163 | }; |
79c48764 | 164 | |
461017cb TT |
165 | static inline u16 mlx5_min_rx_wqes(int wq_type, u32 wq_size) |
166 | { | |
167 | switch (wq_type) { | |
168 | case MLX5_WQ_TYPE_LINKED_LIST_STRIDING_RQ: | |
169 | return min_t(u16, MLX5E_PARAMS_DEFAULT_MIN_RX_WQES_MPW, | |
170 | wq_size / 2); | |
171 | default: | |
172 | return min_t(u16, MLX5E_PARAMS_DEFAULT_MIN_RX_WQES, | |
173 | wq_size / 2); | |
174 | } | |
175 | } | |
176 | ||
779d986d | 177 | /* Use this function to get max num channels (rxqs/txqs) only to create netdev */ |
48935bbb SM |
178 | static inline int mlx5e_get_max_num_channels(struct mlx5_core_dev *mdev) |
179 | { | |
180 | return is_kdump_kernel() ? | |
181 | MLX5E_MIN_NUM_CHANNELS : | |
f2f3df55 | 182 | min_t(int, mlx5_comp_vectors_count(mdev), MLX5E_MAX_NUM_CHANNELS); |
48935bbb SM |
183 | } |
184 | ||
2f48af12 TT |
185 | struct mlx5e_tx_wqe { |
186 | struct mlx5_wqe_ctrl_seg ctrl; | |
187 | struct mlx5_wqe_eth_seg eth; | |
043dc78e | 188 | struct mlx5_wqe_data_seg data[0]; |
2f48af12 TT |
189 | }; |
190 | ||
99cbfa93 | 191 | struct mlx5e_rx_wqe_ll { |
2f48af12 | 192 | struct mlx5_wqe_srq_next_seg next; |
99cbfa93 TT |
193 | struct mlx5_wqe_data_seg data[0]; |
194 | }; | |
195 | ||
196 | struct mlx5e_rx_wqe_cyc { | |
197 | struct mlx5_wqe_data_seg data[0]; | |
2f48af12 | 198 | }; |
86d722ad | 199 | |
bc77b240 TT |
200 | struct mlx5e_umr_wqe { |
201 | struct mlx5_wqe_ctrl_seg ctrl; | |
202 | struct mlx5_wqe_umr_ctrl_seg uctrl; | |
203 | struct mlx5_mkey_seg mkc; | |
d2ead1f3 TT |
204 | union { |
205 | struct mlx5_mtt inline_mtts[0]; | |
206 | u8 tls_static_params_ctx[0]; | |
207 | }; | |
bc77b240 TT |
208 | }; |
209 | ||
d605d668 KH |
210 | extern const char mlx5e_self_tests[][ETH_GSTRING_LEN]; |
211 | ||
4e59e288 | 212 | enum mlx5e_priv_flag { |
8ff57c18 TT |
213 | MLX5E_PFLAG_RX_CQE_BASED_MODER, |
214 | MLX5E_PFLAG_TX_CQE_BASED_MODER, | |
215 | MLX5E_PFLAG_RX_CQE_COMPRESS, | |
216 | MLX5E_PFLAG_RX_STRIDING_RQ, | |
217 | MLX5E_PFLAG_RX_NO_CSUM_COMPLETE, | |
6277053a | 218 | MLX5E_PFLAG_XDP_TX_MPWQE, |
8ff57c18 | 219 | MLX5E_NUM_PFLAGS, /* Keep last */ |
4e59e288 GP |
220 | }; |
221 | ||
6a9764ef | 222 | #define MLX5E_SET_PFLAG(params, pflag, enable) \ |
59ece1c9 SD |
223 | do { \ |
224 | if (enable) \ | |
8ff57c18 | 225 | (params)->pflags |= BIT(pflag); \ |
59ece1c9 | 226 | else \ |
8ff57c18 | 227 | (params)->pflags &= ~(BIT(pflag)); \ |
4e59e288 GP |
228 | } while (0) |
229 | ||
8ff57c18 | 230 | #define MLX5E_GET_PFLAG(params, pflag) (!!((params)->pflags & (BIT(pflag)))) |
59ece1c9 | 231 | |
08fb1dac SM |
232 | #ifdef CONFIG_MLX5_CORE_EN_DCB |
233 | #define MLX5E_MAX_BW_ALLOC 100 /* Max percentage of BW allocation */ | |
08fb1dac SM |
234 | #endif |
235 | ||
f62b8bb8 AV |
236 | struct mlx5e_params { |
237 | u8 log_sq_size; | |
461017cb | 238 | u8 rq_wq_type; |
73281b78 | 239 | u8 log_rq_mtu_frames; |
f62b8bb8 | 240 | u16 num_channels; |
f62b8bb8 | 241 | u8 num_tc; |
9bcc8606 | 242 | bool rx_cqe_compress_def; |
69dad68d | 243 | bool tunneled_offload_en; |
8960b389 TG |
244 | struct dim_cq_moder rx_cq_moderation; |
245 | struct dim_cq_moder tx_cq_moderation; | |
f62b8bb8 | 246 | bool lro_en; |
cff92d7c | 247 | u8 tx_min_inline_mode; |
36350114 | 248 | bool vlan_strip_disable; |
102722fc | 249 | bool scatter_fcs_en; |
9a317425 | 250 | bool rx_dim_enabled; |
cbce4f44 | 251 | bool tx_dim_enabled; |
2b029556 | 252 | u32 lro_timeout; |
59ece1c9 | 253 | u32 pflags; |
6a9764ef | 254 | struct bpf_prog *xdp_prog; |
db05815b | 255 | struct mlx5e_xsk *xsk; |
472a1e44 TT |
256 | unsigned int sw_mtu; |
257 | int hard_mtu; | |
f62b8bb8 AV |
258 | }; |
259 | ||
3a6a931d HN |
260 | #ifdef CONFIG_MLX5_CORE_EN_DCB |
261 | struct mlx5e_cee_config { | |
262 | /* bw pct for priority group */ | |
263 | u8 pg_bw_pct[CEE_DCBX_MAX_PGS]; | |
264 | u8 prio_to_pg_map[CEE_DCBX_MAX_PRIO]; | |
265 | bool pfc_setting[CEE_DCBX_MAX_PRIO]; | |
266 | bool pfc_enable; | |
267 | }; | |
268 | ||
269 | enum { | |
270 | MLX5_DCB_CHG_RESET, | |
271 | MLX5_DCB_NO_CHG, | |
272 | MLX5_DCB_CHG_NO_RESET, | |
273 | }; | |
274 | ||
275 | struct mlx5e_dcbx { | |
e207b7e9 | 276 | enum mlx5_dcbx_oper_mode mode; |
3a6a931d | 277 | struct mlx5e_cee_config cee_cfg; /* pending configuration */ |
2a5e7a13 | 278 | u8 dscp_app_cnt; |
820c2c5e HN |
279 | |
280 | /* The only setting that cannot be read from FW */ | |
281 | u8 tc_tsa[IEEE_8021QAZ_MAX_TCS]; | |
9e10bf1d | 282 | u8 cap; |
0696d608 HN |
283 | |
284 | /* Buffer configuration */ | |
ecdf2dad | 285 | bool manual_buffer; |
0696d608 HN |
286 | u32 cable_len; |
287 | u32 xoff; | |
3a6a931d | 288 | }; |
2a5e7a13 HN |
289 | |
290 | struct mlx5e_dcbx_dp { | |
291 | u8 dscp2prio[MLX5E_MAX_DSCP]; | |
292 | u8 trust_state; | |
293 | }; | |
3a6a931d HN |
294 | #endif |
295 | ||
f62b8bb8 | 296 | enum { |
c0f1147d | 297 | MLX5E_RQ_STATE_ENABLED, |
cb3c7fd4 | 298 | MLX5E_RQ_STATE_AM, |
b856df28 | 299 | MLX5E_RQ_STATE_NO_CSUM_COMPLETE, |
db849faa | 300 | MLX5E_RQ_STATE_CSUM_FULL, /* cqe_csum_full hw bit is set */ |
f62b8bb8 AV |
301 | }; |
302 | ||
f62b8bb8 AV |
303 | struct mlx5e_cq { |
304 | /* data path - accessed per cqe */ | |
305 | struct mlx5_cqwq wq; | |
f62b8bb8 AV |
306 | |
307 | /* data path - accessed per napi poll */ | |
cb3c7fd4 | 308 | u16 event_ctr; |
f62b8bb8 AV |
309 | struct napi_struct *napi; |
310 | struct mlx5_core_cq mcq; | |
311 | struct mlx5e_channel *channel; | |
312 | ||
79d356ef TT |
313 | /* control */ |
314 | struct mlx5_core_dev *mdev; | |
315 | struct mlx5_wq_ctrl wq_ctrl; | |
316 | } ____cacheline_aligned_in_smp; | |
317 | ||
318 | struct mlx5e_cq_decomp { | |
7219ab34 TT |
319 | /* cqe decompression */ |
320 | struct mlx5_cqe64 title; | |
321 | struct mlx5_mini_cqe8 mini_arr[MLX5_MINI_CQE_ARRAY_SIZE]; | |
322 | u8 mini_arr_idx; | |
79d356ef TT |
323 | u16 left; |
324 | u16 wqe_counter; | |
f62b8bb8 AV |
325 | } ____cacheline_aligned_in_smp; |
326 | ||
eba2db2b | 327 | struct mlx5e_tx_wqe_info { |
77bdf895 | 328 | struct sk_buff *skb; |
eba2db2b SM |
329 | u32 num_bytes; |
330 | u8 num_wqebbs; | |
331 | u8 num_dma; | |
d2ead1f3 TT |
332 | #ifdef CONFIG_MLX5_EN_TLS |
333 | skb_frag_t *resync_dump_frag; | |
334 | #endif | |
eba2db2b SM |
335 | }; |
336 | ||
337 | enum mlx5e_dma_map_type { | |
338 | MLX5E_DMA_MAP_SINGLE, | |
339 | MLX5E_DMA_MAP_PAGE | |
340 | }; | |
341 | ||
342 | struct mlx5e_sq_dma { | |
343 | dma_addr_t addr; | |
344 | u32 size; | |
345 | enum mlx5e_dma_map_type type; | |
346 | }; | |
347 | ||
348 | enum { | |
349 | MLX5E_SQ_STATE_ENABLED, | |
db75373c | 350 | MLX5E_SQ_STATE_RECOVERING, |
2ac9cfe7 | 351 | MLX5E_SQ_STATE_IPSEC, |
cbce4f44 | 352 | MLX5E_SQ_STATE_AM, |
bf239741 | 353 | MLX5E_SQ_STATE_TLS, |
eba2db2b SM |
354 | }; |
355 | ||
356 | struct mlx5e_sq_wqe_info { | |
357 | u8 opcode; | |
ed084fb6 MM |
358 | |
359 | /* Auxiliary data for different opcodes. */ | |
360 | union { | |
361 | struct { | |
362 | struct mlx5e_rq *rq; | |
363 | } umr; | |
364 | }; | |
eba2db2b | 365 | }; |
2f48af12 | 366 | |
31391048 | 367 | struct mlx5e_txqsq { |
eba2db2b SM |
368 | /* data path */ |
369 | ||
370 | /* dirtied @completion */ | |
371 | u16 cc; | |
372 | u32 dma_fifo_cc; | |
8960b389 | 373 | struct dim dim; /* Adaptive Moderation */ |
eba2db2b SM |
374 | |
375 | /* dirtied @xmit */ | |
376 | u16 pc ____cacheline_aligned_in_smp; | |
377 | u32 dma_fifo_pc; | |
eba2db2b SM |
378 | |
379 | struct mlx5e_cq cq; | |
380 | ||
eba2db2b SM |
381 | /* read only */ |
382 | struct mlx5_wq_cyc wq; | |
383 | u32 dma_fifo_mask; | |
05909bab | 384 | struct mlx5e_sq_stats *stats; |
9a3956da TT |
385 | struct { |
386 | struct mlx5e_sq_dma *dma_fifo; | |
387 | struct mlx5e_tx_wqe_info *wqe_info; | |
388 | } db; | |
eba2db2b SM |
389 | void __iomem *uar_map; |
390 | struct netdev_queue *txq; | |
391 | u32 sqn; | |
01614d4f | 392 | u16 stop_room; |
eba2db2b | 393 | u8 min_inline_mode; |
eba2db2b | 394 | struct device *pdev; |
eba2db2b SM |
395 | __be32 mkey_be; |
396 | unsigned long state; | |
7c39afb3 FD |
397 | struct hwtstamp_config *tstamp; |
398 | struct mlx5_clock *clock; | |
eba2db2b SM |
399 | |
400 | /* control path */ | |
401 | struct mlx5_wq_ctrl wq_ctrl; | |
402 | struct mlx5e_channel *channel; | |
57c70d87 | 403 | int ch_ix; |
acc6c595 | 404 | int txq_ix; |
eba2db2b | 405 | u32 rate_limit; |
de8650a8 | 406 | struct work_struct recover_work; |
31391048 SM |
407 | } ____cacheline_aligned_in_smp; |
408 | ||
c94e4f11 | 409 | struct mlx5e_dma_info { |
db05815b MM |
410 | dma_addr_t addr; |
411 | union { | |
412 | struct page *page; | |
413 | struct { | |
414 | u64 handle; | |
415 | void *data; | |
416 | } xsk; | |
417 | }; | |
c94e4f11 TT |
418 | }; |
419 | ||
d963fa15 MM |
420 | /* XDP packets can be transmitted in different ways. On completion, we need to |
421 | * distinguish between them to clean up things in a proper way. | |
422 | */ | |
423 | enum mlx5e_xdp_xmit_mode { | |
424 | /* An xdp_frame was transmitted due to either XDP_REDIRECT from another | |
425 | * device or XDP_TX from an XSK RQ. The frame has to be unmapped and | |
426 | * returned. | |
427 | */ | |
428 | MLX5E_XDP_XMIT_MODE_FRAME, | |
429 | ||
430 | /* The xdp_frame was created in place as a result of XDP_TX from a | |
431 | * regular RQ. No DMA remapping happened, and the page belongs to us. | |
432 | */ | |
433 | MLX5E_XDP_XMIT_MODE_PAGE, | |
434 | ||
435 | /* No xdp_frame was created at all, the transmit happened from a UMEM | |
436 | * page. The UMEM Completion Ring producer pointer has to be increased. | |
437 | */ | |
438 | MLX5E_XDP_XMIT_MODE_XSK, | |
c94e4f11 TT |
439 | }; |
440 | ||
441 | struct mlx5e_xdp_info { | |
d963fa15 MM |
442 | enum mlx5e_xdp_xmit_mode mode; |
443 | union { | |
444 | struct { | |
445 | struct xdp_frame *xdpf; | |
446 | dma_addr_t dma_addr; | |
447 | } frame; | |
448 | struct { | |
b9673cf5 | 449 | struct mlx5e_rq *rq; |
d963fa15 MM |
450 | struct mlx5e_dma_info di; |
451 | } page; | |
452 | }; | |
453 | }; | |
454 | ||
455 | struct mlx5e_xdp_xmit_data { | |
456 | dma_addr_t dma_addr; | |
457 | void *data; | |
458 | u32 len; | |
c94e4f11 TT |
459 | }; |
460 | ||
fea28dd6 TT |
461 | struct mlx5e_xdp_info_fifo { |
462 | struct mlx5e_xdp_info *xi; | |
463 | u32 *cc; | |
464 | u32 *pc; | |
465 | u32 mask; | |
466 | }; | |
467 | ||
1feeab80 TT |
468 | struct mlx5e_xdp_wqe_info { |
469 | u8 num_wqebbs; | |
c2273219 | 470 | u8 num_pkts; |
1feeab80 TT |
471 | }; |
472 | ||
5e0d2eef TT |
473 | struct mlx5e_xdp_mpwqe { |
474 | /* Current MPWQE session */ | |
475 | struct mlx5e_tx_wqe *wqe; | |
476 | u8 ds_count; | |
c2273219 | 477 | u8 pkt_count; |
5e0d2eef | 478 | u8 max_ds_count; |
c2273219 SA |
479 | u8 complete; |
480 | u8 inline_on; | |
5e0d2eef TT |
481 | }; |
482 | ||
483 | struct mlx5e_xdpsq; | |
db05815b | 484 | typedef int (*mlx5e_fp_xmit_xdp_frame_check)(struct mlx5e_xdpsq *); |
d963fa15 MM |
485 | typedef bool (*mlx5e_fp_xmit_xdp_frame)(struct mlx5e_xdpsq *, |
486 | struct mlx5e_xdp_xmit_data *, | |
db05815b MM |
487 | struct mlx5e_xdp_info *, |
488 | int); | |
d963fa15 | 489 | |
31391048 SM |
490 | struct mlx5e_xdpsq { |
491 | /* data path */ | |
492 | ||
dac0d15f | 493 | /* dirtied @completion */ |
fea28dd6 | 494 | u32 xdpi_fifo_cc; |
31391048 | 495 | u16 cc; |
31391048 | 496 | |
dac0d15f | 497 | /* dirtied @xmit */ |
fea28dd6 TT |
498 | u32 xdpi_fifo_pc ____cacheline_aligned_in_smp; |
499 | u16 pc; | |
b8180392 | 500 | struct mlx5_wqe_ctrl_seg *doorbell_cseg; |
5e0d2eef | 501 | struct mlx5e_xdp_mpwqe mpwqe; |
31391048 | 502 | |
dac0d15f | 503 | struct mlx5e_cq cq; |
31391048 SM |
504 | |
505 | /* read only */ | |
db05815b | 506 | struct xdp_umem *umem; |
31391048 | 507 | struct mlx5_wq_cyc wq; |
890388ad | 508 | struct mlx5e_xdpsq_stats *stats; |
db05815b | 509 | mlx5e_fp_xmit_xdp_frame_check xmit_xdp_frame_check; |
5e0d2eef | 510 | mlx5e_fp_xmit_xdp_frame xmit_xdp_frame; |
dac0d15f | 511 | struct { |
1feeab80 | 512 | struct mlx5e_xdp_wqe_info *wqe_info; |
fea28dd6 | 513 | struct mlx5e_xdp_info_fifo xdpi_fifo; |
dac0d15f | 514 | } db; |
31391048 SM |
515 | void __iomem *uar_map; |
516 | u32 sqn; | |
517 | struct device *pdev; | |
518 | __be32 mkey_be; | |
519 | u8 min_inline_mode; | |
520 | unsigned long state; | |
c94e4f11 | 521 | unsigned int hw_mtu; |
31391048 SM |
522 | |
523 | /* control path */ | |
524 | struct mlx5_wq_ctrl wq_ctrl; | |
525 | struct mlx5e_channel *channel; | |
526 | } ____cacheline_aligned_in_smp; | |
527 | ||
528 | struct mlx5e_icosq { | |
529 | /* data path */ | |
fd9b4be8 TT |
530 | u16 cc; |
531 | u16 pc; | |
31391048 | 532 | |
fd9b4be8 | 533 | struct mlx5_wqe_ctrl_seg *doorbell_cseg; |
31391048 SM |
534 | struct mlx5e_cq cq; |
535 | ||
536 | /* write@xmit, read@completion */ | |
537 | struct { | |
538 | struct mlx5e_sq_wqe_info *ico_wqe; | |
539 | } db; | |
540 | ||
541 | /* read only */ | |
542 | struct mlx5_wq_cyc wq; | |
543 | void __iomem *uar_map; | |
544 | u32 sqn; | |
31391048 SM |
545 | unsigned long state; |
546 | ||
547 | /* control path */ | |
548 | struct mlx5_wq_ctrl wq_ctrl; | |
549 | struct mlx5e_channel *channel; | |
eba2db2b SM |
550 | } ____cacheline_aligned_in_smp; |
551 | ||
accd5883 | 552 | struct mlx5e_wqe_frag_info { |
069d1146 | 553 | struct mlx5e_dma_info *di; |
accd5883 | 554 | u32 offset; |
069d1146 | 555 | bool last_in_page; |
accd5883 TT |
556 | }; |
557 | ||
eba2db2b | 558 | struct mlx5e_umr_dma_info { |
eba2db2b | 559 | struct mlx5e_dma_info dma_info[MLX5_MPWRQ_PAGES_PER_WQE]; |
eba2db2b SM |
560 | }; |
561 | ||
562 | struct mlx5e_mpw_info { | |
563 | struct mlx5e_umr_dma_info umr; | |
564 | u16 consumed_strides; | |
22f45398 | 565 | DECLARE_BITMAP(xdp_xmit_bitmap, MLX5_MPWRQ_PAGES_PER_WQE); |
eba2db2b SM |
566 | }; |
567 | ||
069d1146 TT |
568 | #define MLX5E_MAX_RX_FRAGS 4 |
569 | ||
4415a031 TT |
570 | /* a single cache unit is capable to serve one napi call (for non-striding rq) |
571 | * or a MPWQE (for striding rq). | |
572 | */ | |
573 | #define MLX5E_CACHE_UNIT (MLX5_MPWRQ_PAGES_PER_WQE > NAPI_POLL_WEIGHT ? \ | |
574 | MLX5_MPWRQ_PAGES_PER_WQE : NAPI_POLL_WEIGHT) | |
29c2849e | 575 | #define MLX5E_CACHE_SIZE (4 * roundup_pow_of_two(MLX5E_CACHE_UNIT)) |
4415a031 TT |
576 | struct mlx5e_page_cache { |
577 | u32 head; | |
578 | u32 tail; | |
579 | struct mlx5e_dma_info page_cache[MLX5E_CACHE_SIZE]; | |
580 | }; | |
581 | ||
eba2db2b SM |
582 | struct mlx5e_rq; |
583 | typedef void (*mlx5e_fp_handle_rx_cqe)(struct mlx5e_rq*, struct mlx5_cqe64*); | |
619a8f2a TT |
584 | typedef struct sk_buff * |
585 | (*mlx5e_fp_skb_from_cqe_mpwrq)(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi, | |
586 | u16 cqe_bcnt, u32 head_offset, u32 page_idx); | |
069d1146 TT |
587 | typedef struct sk_buff * |
588 | (*mlx5e_fp_skb_from_cqe)(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe, | |
589 | struct mlx5e_wqe_frag_info *wi, u32 cqe_bcnt); | |
7cc6d77b | 590 | typedef bool (*mlx5e_fp_post_rx_wqes)(struct mlx5e_rq *rq); |
eba2db2b SM |
591 | typedef void (*mlx5e_fp_dealloc_wqe)(struct mlx5e_rq*, u16); |
592 | ||
121e8927 | 593 | enum mlx5e_rq_flag { |
f03590f7 | 594 | MLX5E_RQ_FLAG_XDP_XMIT, |
15143bf5 | 595 | MLX5E_RQ_FLAG_XDP_REDIRECT, |
121e8927 TT |
596 | }; |
597 | ||
069d1146 TT |
598 | struct mlx5e_rq_frag_info { |
599 | int frag_size; | |
600 | int frag_stride; | |
601 | }; | |
602 | ||
603 | struct mlx5e_rq_frags_info { | |
604 | struct mlx5e_rq_frag_info arr[MLX5E_MAX_RX_FRAGS]; | |
605 | u8 num_frags; | |
606 | u8 log_num_frags; | |
607 | u8 wqe_bulk; | |
608 | }; | |
609 | ||
f62b8bb8 AV |
610 | struct mlx5e_rq { |
611 | /* data path */ | |
21c59685 | 612 | union { |
accd5883 | 613 | struct { |
069d1146 TT |
614 | struct mlx5_wq_cyc wq; |
615 | struct mlx5e_wqe_frag_info *frags; | |
616 | struct mlx5e_dma_info *di; | |
617 | struct mlx5e_rq_frags_info info; | |
618 | mlx5e_fp_skb_from_cqe skb_from_cqe; | |
accd5883 | 619 | } wqe; |
21c59685 | 620 | struct { |
422d4c40 | 621 | struct mlx5_wq_ll wq; |
b8a98a4c | 622 | struct mlx5e_umr_wqe umr_wqe; |
21c59685 | 623 | struct mlx5e_mpw_info *info; |
619a8f2a | 624 | mlx5e_fp_skb_from_cqe_mpwrq skb_from_cqe_mpwrq; |
b45d8b50 | 625 | u16 num_strides; |
fd9b4be8 | 626 | u16 actual_wq_head; |
89e89f7a | 627 | u8 log_stride_sz; |
fd9b4be8 TT |
628 | u8 umr_in_progress; |
629 | u8 umr_last_bulk; | |
ed084fb6 | 630 | u8 umr_completed; |
21c59685 SM |
631 | } mpwqe; |
632 | }; | |
1bfecfca | 633 | struct { |
db05815b | 634 | u16 umem_headroom; |
b45d8b50 | 635 | u16 headroom; |
b5503b99 | 636 | u8 map_dir; /* dma map direction */ |
1bfecfca | 637 | } buff; |
f62b8bb8 | 638 | |
7cc6d77b | 639 | struct mlx5e_channel *channel; |
f62b8bb8 AV |
640 | struct device *pdev; |
641 | struct net_device *netdev; | |
05909bab | 642 | struct mlx5e_rq_stats *stats; |
f62b8bb8 | 643 | struct mlx5e_cq cq; |
79d356ef | 644 | struct mlx5e_cq_decomp cqd; |
4415a031 | 645 | struct mlx5e_page_cache page_cache; |
7c39afb3 FD |
646 | struct hwtstamp_config *tstamp; |
647 | struct mlx5_clock *clock; | |
4415a031 | 648 | |
2f48af12 | 649 | mlx5e_fp_handle_rx_cqe handle_rx_cqe; |
7cc6d77b | 650 | mlx5e_fp_post_rx_wqes post_wqes; |
6cd392a0 | 651 | mlx5e_fp_dealloc_wqe dealloc_wqe; |
f62b8bb8 AV |
652 | |
653 | unsigned long state; | |
654 | int ix; | |
0073c8f7 | 655 | unsigned int hw_mtu; |
f62b8bb8 | 656 | |
8960b389 | 657 | struct dim dim; /* Dynamic Interrupt Moderation */ |
31871f87 SM |
658 | |
659 | /* XDP */ | |
86994156 | 660 | struct bpf_prog *xdp_prog; |
b9673cf5 | 661 | struct mlx5e_xdpsq *xdpsq; |
121e8927 | 662 | DECLARE_BITMAP(flags, 8); |
60bbf7ee | 663 | struct page_pool *page_pool; |
cb3c7fd4 | 664 | |
db05815b MM |
665 | /* AF_XDP zero-copy */ |
666 | struct zero_copy_allocator zca; | |
667 | struct xdp_umem *umem; | |
668 | ||
f62b8bb8 AV |
669 | /* control */ |
670 | struct mlx5_wq_ctrl wq_ctrl; | |
b45d8b50 | 671 | __be32 mkey_be; |
461017cb | 672 | u8 wq_type; |
f62b8bb8 | 673 | u32 rqn; |
a43b25da | 674 | struct mlx5_core_dev *mdev; |
ec8b9981 | 675 | struct mlx5_core_mkey umr_mkey; |
0ddf5432 JDB |
676 | |
677 | /* XDP read-mostly */ | |
678 | struct xdp_rxq_info xdp_rxq; | |
f62b8bb8 AV |
679 | } ____cacheline_aligned_in_smp; |
680 | ||
db05815b MM |
681 | enum mlx5e_channel_state { |
682 | MLX5E_CHANNEL_STATE_XSK, | |
683 | MLX5E_CHANNEL_NUM_STATES | |
684 | }; | |
685 | ||
f62b8bb8 AV |
686 | struct mlx5e_channel { |
687 | /* data path */ | |
688 | struct mlx5e_rq rq; | |
b9673cf5 | 689 | struct mlx5e_xdpsq rq_xdpsq; |
31391048 SM |
690 | struct mlx5e_txqsq sq[MLX5E_MAX_NUM_TC]; |
691 | struct mlx5e_icosq icosq; /* internal control operations */ | |
b5503b99 | 692 | bool xdp; |
f62b8bb8 AV |
693 | struct napi_struct napi; |
694 | struct device *pdev; | |
695 | struct net_device *netdev; | |
696 | __be32 mkey_be; | |
697 | u8 num_tc; | |
f62b8bb8 | 698 | |
58b99ee3 TT |
699 | /* XDP_REDIRECT */ |
700 | struct mlx5e_xdpsq xdpsq; | |
701 | ||
db05815b MM |
702 | /* AF_XDP zero-copy */ |
703 | struct mlx5e_rq xskrq; | |
704 | struct mlx5e_xdpsq xsksq; | |
705 | struct mlx5e_icosq xskicosq; | |
706 | /* xskicosq can be accessed from any CPU - the spinlock protects it. */ | |
707 | spinlock_t xskicosq_lock; | |
708 | ||
a8c2eb15 TT |
709 | /* data path - accessed per napi poll */ |
710 | struct irq_desc *irq_desc; | |
05909bab | 711 | struct mlx5e_ch_stats *stats; |
f62b8bb8 AV |
712 | |
713 | /* control */ | |
714 | struct mlx5e_priv *priv; | |
a43b25da | 715 | struct mlx5_core_dev *mdev; |
7c39afb3 | 716 | struct hwtstamp_config *tstamp; |
db05815b | 717 | DECLARE_BITMAP(state, MLX5E_CHANNEL_NUM_STATES); |
f62b8bb8 | 718 | int ix; |
231243c8 | 719 | int cpu; |
149e566f | 720 | cpumask_var_t xps_cpumask; |
f62b8bb8 AV |
721 | }; |
722 | ||
ff9c852f SM |
723 | struct mlx5e_channels { |
724 | struct mlx5e_channel **c; | |
725 | unsigned int num; | |
6a9764ef | 726 | struct mlx5e_params params; |
ff9c852f SM |
727 | }; |
728 | ||
05909bab EBE |
729 | struct mlx5e_channel_stats { |
730 | struct mlx5e_ch_stats ch; | |
731 | struct mlx5e_sq_stats sq[MLX5E_MAX_NUM_TC]; | |
732 | struct mlx5e_rq_stats rq; | |
db05815b | 733 | struct mlx5e_rq_stats xskrq; |
890388ad | 734 | struct mlx5e_xdpsq_stats rq_xdpsq; |
58b99ee3 | 735 | struct mlx5e_xdpsq_stats xdpsq; |
db05815b | 736 | struct mlx5e_xdpsq_stats xsksq; |
05909bab EBE |
737 | } ____cacheline_aligned_in_smp; |
738 | ||
acff797c | 739 | enum { |
acff797c MG |
740 | MLX5E_STATE_OPENED, |
741 | MLX5E_STATE_DESTROYING, | |
407e17b1 | 742 | MLX5E_STATE_XDP_TX_ENABLED, |
db05815b | 743 | MLX5E_STATE_XDP_OPEN, |
acff797c MG |
744 | }; |
745 | ||
398f3351 | 746 | struct mlx5e_rqt { |
1da36696 | 747 | u32 rqtn; |
398f3351 HHZ |
748 | bool enabled; |
749 | }; | |
750 | ||
751 | struct mlx5e_tir { | |
752 | u32 tirn; | |
753 | struct mlx5e_rqt rqt; | |
754 | struct list_head list; | |
1da36696 TT |
755 | }; |
756 | ||
acff797c MG |
757 | enum { |
758 | MLX5E_TC_PRIO = 0, | |
759 | MLX5E_NIC_PRIO | |
760 | }; | |
761 | ||
bbeb53b8 AL |
762 | struct mlx5e_rss_params { |
763 | u32 indirection_rqt[MLX5E_INDIR_RQT_SIZE]; | |
756c4160 | 764 | u32 rx_hash_fields[MLX5E_NUM_INDIR_TIRS]; |
bbeb53b8 AL |
765 | u8 toeplitz_hash_key[40]; |
766 | u8 hfunc; | |
767 | }; | |
768 | ||
de8650a8 EBE |
769 | struct mlx5e_modify_sq_param { |
770 | int curr_state; | |
771 | int next_state; | |
772 | int rl_update; | |
773 | int rl_index; | |
774 | }; | |
775 | ||
db05815b MM |
776 | struct mlx5e_xsk { |
777 | /* UMEMs are stored separately from channels, because we don't want to | |
778 | * lose them when channels are recreated. The kernel also stores UMEMs, | |
779 | * but it doesn't distinguish between zero-copy and non-zero-copy UMEMs, | |
780 | * so rely on our mechanism. | |
781 | */ | |
782 | struct xdp_umem **umems; | |
783 | u16 refcnt; | |
784 | bool ever_used; | |
785 | }; | |
786 | ||
f62b8bb8 AV |
787 | struct mlx5e_priv { |
788 | /* priv data path fields - start */ | |
acc6c595 SM |
789 | struct mlx5e_txqsq *txq2sq[MLX5E_MAX_NUM_CHANNELS * MLX5E_MAX_NUM_TC]; |
790 | int channel_tc2txq[MLX5E_MAX_NUM_CHANNELS][MLX5E_MAX_NUM_TC]; | |
2a5e7a13 HN |
791 | #ifdef CONFIG_MLX5_CORE_EN_DCB |
792 | struct mlx5e_dcbx_dp dcbx_dp; | |
793 | #endif | |
f62b8bb8 AV |
794 | /* priv data path fields - end */ |
795 | ||
79c48764 | 796 | u32 msglevel; |
f62b8bb8 AV |
797 | unsigned long state; |
798 | struct mutex state_lock; /* Protects Interface state */ | |
50cfa25a | 799 | struct mlx5e_rq drop_rq; |
f62b8bb8 | 800 | |
ff9c852f | 801 | struct mlx5e_channels channels; |
f62b8bb8 | 802 | u32 tisn[MLX5E_MAX_NUM_TC]; |
398f3351 | 803 | struct mlx5e_rqt indir_rqt; |
724b2aa1 | 804 | struct mlx5e_tir indir_tir[MLX5E_NUM_INDIR_TIRS]; |
7b3722fa | 805 | struct mlx5e_tir inner_indir_tir[MLX5E_NUM_INDIR_TIRS]; |
724b2aa1 | 806 | struct mlx5e_tir direct_tir[MLX5E_MAX_NUM_CHANNELS]; |
db05815b | 807 | struct mlx5e_tir xsk_tir[MLX5E_MAX_NUM_CHANNELS]; |
bbeb53b8 | 808 | struct mlx5e_rss_params rss_params; |
507f0c81 | 809 | u32 tx_rates[MLX5E_MAX_NUM_SQS]; |
f62b8bb8 | 810 | |
acff797c | 811 | struct mlx5e_flow_steering fs; |
f62b8bb8 | 812 | |
7bb29755 | 813 | struct workqueue_struct *wq; |
f62b8bb8 AV |
814 | struct work_struct update_carrier_work; |
815 | struct work_struct set_rx_mode_work; | |
3947ca18 | 816 | struct work_struct tx_timeout_work; |
cdeef2b1 | 817 | struct work_struct update_stats_work; |
5c7e8bbb ED |
818 | struct work_struct monitor_counters_work; |
819 | struct mlx5_nb monitor_counters_nb; | |
f62b8bb8 AV |
820 | |
821 | struct mlx5_core_dev *mdev; | |
822 | struct net_device *netdev; | |
823 | struct mlx5e_stats stats; | |
05909bab | 824 | struct mlx5e_channel_stats channel_stats[MLX5E_MAX_NUM_CHANNELS]; |
694826e3 | 825 | u16 max_nch; |
05909bab | 826 | u8 max_opened_tc; |
7c39afb3 | 827 | struct hwtstamp_config tstamp; |
7cbaf9a3 MS |
828 | u16 q_counter; |
829 | u16 drop_rq_q_counter; | |
7cffaddd SM |
830 | struct notifier_block events_nb; |
831 | ||
3a6a931d HN |
832 | #ifdef CONFIG_MLX5_CORE_EN_DCB |
833 | struct mlx5e_dcbx dcbx; | |
834 | #endif | |
835 | ||
6bfd390b | 836 | const struct mlx5e_profile *profile; |
127ea380 | 837 | void *ppriv; |
547eede0 IT |
838 | #ifdef CONFIG_MLX5_EN_IPSEC |
839 | struct mlx5e_ipsec *ipsec; | |
840 | #endif | |
43585a41 IL |
841 | #ifdef CONFIG_MLX5_EN_TLS |
842 | struct mlx5e_tls *tls; | |
843 | #endif | |
de8650a8 | 844 | struct devlink_health_reporter *tx_reporter; |
db05815b | 845 | struct mlx5e_xsk xsk; |
f62b8bb8 AV |
846 | }; |
847 | ||
a43b25da | 848 | struct mlx5e_profile { |
182570b2 | 849 | int (*init)(struct mlx5_core_dev *mdev, |
a43b25da SM |
850 | struct net_device *netdev, |
851 | const struct mlx5e_profile *profile, void *ppriv); | |
852 | void (*cleanup)(struct mlx5e_priv *priv); | |
853 | int (*init_rx)(struct mlx5e_priv *priv); | |
854 | void (*cleanup_rx)(struct mlx5e_priv *priv); | |
855 | int (*init_tx)(struct mlx5e_priv *priv); | |
856 | void (*cleanup_tx)(struct mlx5e_priv *priv); | |
857 | void (*enable)(struct mlx5e_priv *priv); | |
858 | void (*disable)(struct mlx5e_priv *priv); | |
a90f88fe | 859 | int (*update_rx)(struct mlx5e_priv *priv); |
a43b25da | 860 | void (*update_stats)(struct mlx5e_priv *priv); |
7ca42c80 | 861 | void (*update_carrier)(struct mlx5e_priv *priv); |
20fd0c19 SM |
862 | struct { |
863 | mlx5e_fp_handle_rx_cqe handle_rx_cqe; | |
864 | mlx5e_fp_handle_rx_cqe handle_rx_cqe_mpwqe; | |
865 | } rx_handlers; | |
a43b25da | 866 | int max_tc; |
694826e3 | 867 | u8 rq_groups; |
a43b25da SM |
868 | }; |
869 | ||
665bc539 GP |
870 | void mlx5e_build_ptys2ethtool_map(void); |
871 | ||
f62b8bb8 | 872 | u16 mlx5e_select_queue(struct net_device *dev, struct sk_buff *skb, |
a350ecce | 873 | struct net_device *sb_dev); |
f62b8bb8 | 874 | netdev_tx_t mlx5e_xmit(struct sk_buff *skb, struct net_device *dev); |
bf239741 | 875 | netdev_tx_t mlx5e_sq_xmit(struct mlx5e_txqsq *sq, struct sk_buff *skb, |
3c31ff22 | 876 | struct mlx5e_tx_wqe *wqe, u16 pi, bool xmit_more); |
f62b8bb8 | 877 | |
63d26b49 | 878 | void mlx5e_trigger_irq(struct mlx5e_icosq *sq); |
4e0e2ea1 | 879 | void mlx5e_completion_event(struct mlx5_core_cq *mcq, struct mlx5_eqe *eqe); |
f62b8bb8 AV |
880 | void mlx5e_cq_error_event(struct mlx5_core_cq *mcq, enum mlx5_event event); |
881 | int mlx5e_napi_poll(struct napi_struct *napi, int budget); | |
8ec736e5 | 882 | bool mlx5e_poll_tx_cq(struct mlx5e_cq *cq, int napi_budget); |
44fb6fbb | 883 | int mlx5e_poll_rx_cq(struct mlx5e_cq *cq, int budget); |
31391048 | 884 | void mlx5e_free_txqsq_descs(struct mlx5e_txqsq *sq); |
461017cb | 885 | |
2ccb0a79 TT |
886 | bool mlx5e_check_fragmented_striding_rq_cap(struct mlx5_core_dev *mdev); |
887 | bool mlx5e_striding_rq_possible(struct mlx5_core_dev *mdev, | |
888 | struct mlx5e_params *params); | |
889 | ||
159d2131 | 890 | void mlx5e_page_dma_unmap(struct mlx5e_rq *rq, struct mlx5e_dma_info *dma_info); |
db05815b MM |
891 | void mlx5e_page_release_dynamic(struct mlx5e_rq *rq, |
892 | struct mlx5e_dma_info *dma_info, | |
893 | bool recycle); | |
2f48af12 | 894 | void mlx5e_handle_rx_cqe(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe); |
461017cb | 895 | void mlx5e_handle_rx_cqe_mpwrq(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe); |
f62b8bb8 | 896 | bool mlx5e_post_rx_wqes(struct mlx5e_rq *rq); |
ed084fb6 | 897 | void mlx5e_poll_ico_cq(struct mlx5e_cq *cq); |
7cc6d77b | 898 | bool mlx5e_post_rx_mpwqes(struct mlx5e_rq *rq); |
6cd392a0 DJ |
899 | void mlx5e_dealloc_rx_wqe(struct mlx5e_rq *rq, u16 ix); |
900 | void mlx5e_dealloc_rx_mpwqe(struct mlx5e_rq *rq, u16 ix); | |
619a8f2a TT |
901 | struct sk_buff * |
902 | mlx5e_skb_from_cqe_mpwrq_linear(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi, | |
903 | u16 cqe_bcnt, u32 head_offset, u32 page_idx); | |
904 | struct sk_buff * | |
905 | mlx5e_skb_from_cqe_mpwrq_nonlinear(struct mlx5e_rq *rq, struct mlx5e_mpw_info *wi, | |
906 | u16 cqe_bcnt, u32 head_offset, u32 page_idx); | |
069d1146 TT |
907 | struct sk_buff * |
908 | mlx5e_skb_from_cqe_linear(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe, | |
909 | struct mlx5e_wqe_frag_info *wi, u32 cqe_bcnt); | |
910 | struct sk_buff * | |
911 | mlx5e_skb_from_cqe_nonlinear(struct mlx5e_rq *rq, struct mlx5_cqe64 *cqe, | |
912 | struct mlx5e_wqe_frag_info *wi, u32 cqe_bcnt); | |
f62b8bb8 | 913 | |
19386177 | 914 | void mlx5e_update_stats(struct mlx5e_priv *priv); |
d9ee0491 | 915 | void mlx5e_get_stats(struct net_device *dev, struct rtnl_link_stats64 *stats); |
b832d4fd | 916 | void mlx5e_fold_sw_stats64(struct mlx5e_priv *priv, struct rtnl_link_stats64 *s); |
f62b8bb8 | 917 | |
33cfaaa8 | 918 | void mlx5e_init_l2_addr(struct mlx5e_priv *priv); |
d605d668 KH |
919 | int mlx5e_self_test_num(struct mlx5e_priv *priv); |
920 | void mlx5e_self_test(struct net_device *ndev, struct ethtool_test *etest, | |
921 | u64 *buf); | |
f62b8bb8 AV |
922 | void mlx5e_set_rx_mode_work(struct work_struct *work); |
923 | ||
1170fbd8 FD |
924 | int mlx5e_hwstamp_set(struct mlx5e_priv *priv, struct ifreq *ifr); |
925 | int mlx5e_hwstamp_get(struct mlx5e_priv *priv, struct ifreq *ifr); | |
be7e87f9 | 926 | int mlx5e_modify_rx_cqe_compression_locked(struct mlx5e_priv *priv, bool val); |
ef9814de | 927 | |
f62b8bb8 AV |
928 | int mlx5e_vlan_rx_add_vid(struct net_device *dev, __always_unused __be16 proto, |
929 | u16 vid); | |
930 | int mlx5e_vlan_rx_kill_vid(struct net_device *dev, __always_unused __be16 proto, | |
931 | u16 vid); | |
237f258c | 932 | void mlx5e_timestamp_init(struct mlx5e_priv *priv); |
f62b8bb8 | 933 | |
a5f97fee SM |
934 | struct mlx5e_redirect_rqt_param { |
935 | bool is_rss; | |
936 | union { | |
937 | u32 rqn; /* Direct RQN (Non-RSS) */ | |
938 | struct { | |
939 | u8 hfunc; | |
940 | struct mlx5e_channels *channels; | |
941 | } rss; /* RSS data */ | |
942 | }; | |
943 | }; | |
944 | ||
945 | int mlx5e_redirect_rqt(struct mlx5e_priv *priv, u32 rqtn, int sz, | |
946 | struct mlx5e_redirect_rqt_param rrp); | |
bbeb53b8 | 947 | void mlx5e_build_indir_tir_ctx_hash(struct mlx5e_rss_params *rss_params, |
d930ac79 | 948 | const struct mlx5e_tirc_config *ttconfig, |
7b3722fa | 949 | void *tirc, bool inner); |
080d1b17 | 950 | void mlx5e_modify_tirs_hash(struct mlx5e_priv *priv, void *in, int inlen); |
d930ac79 | 951 | struct mlx5e_tirc_config mlx5e_tirc_get_default_config(enum mlx5e_traffic_types tt); |
2d75b2bc | 952 | |
db05815b MM |
953 | struct mlx5e_xsk_param; |
954 | ||
955 | struct mlx5e_rq_param; | |
956 | int mlx5e_open_rq(struct mlx5e_channel *c, struct mlx5e_params *params, | |
957 | struct mlx5e_rq_param *param, struct mlx5e_xsk_param *xsk, | |
958 | struct xdp_umem *umem, struct mlx5e_rq *rq); | |
959 | int mlx5e_wait_for_min_rx_wqes(struct mlx5e_rq *rq, int wait_time); | |
960 | void mlx5e_deactivate_rq(struct mlx5e_rq *rq); | |
961 | void mlx5e_close_rq(struct mlx5e_rq *rq); | |
962 | ||
963 | struct mlx5e_sq_param; | |
964 | int mlx5e_open_icosq(struct mlx5e_channel *c, struct mlx5e_params *params, | |
965 | struct mlx5e_sq_param *param, struct mlx5e_icosq *sq); | |
966 | void mlx5e_close_icosq(struct mlx5e_icosq *sq); | |
967 | int mlx5e_open_xdpsq(struct mlx5e_channel *c, struct mlx5e_params *params, | |
968 | struct mlx5e_sq_param *param, struct xdp_umem *umem, | |
969 | struct mlx5e_xdpsq *sq, bool is_redirect); | |
970 | void mlx5e_close_xdpsq(struct mlx5e_xdpsq *sq); | |
971 | ||
972 | struct mlx5e_cq_param; | |
c4cde580 | 973 | int mlx5e_open_cq(struct mlx5e_channel *c, struct dim_cq_moder moder, |
db05815b MM |
974 | struct mlx5e_cq_param *param, struct mlx5e_cq *cq); |
975 | void mlx5e_close_cq(struct mlx5e_cq *cq); | |
976 | ||
f62b8bb8 AV |
977 | int mlx5e_open_locked(struct net_device *netdev); |
978 | int mlx5e_close_locked(struct net_device *netdev); | |
55c2503d SM |
979 | |
980 | int mlx5e_open_channels(struct mlx5e_priv *priv, | |
981 | struct mlx5e_channels *chs); | |
982 | void mlx5e_close_channels(struct mlx5e_channels *chs); | |
2e20a151 SM |
983 | |
984 | /* Function pointer to be used to modify WH settings while | |
985 | * switching channels | |
986 | */ | |
987 | typedef int (*mlx5e_fp_hw_modify)(struct mlx5e_priv *priv); | |
484c1ada | 988 | int mlx5e_safe_reopen_channels(struct mlx5e_priv *priv); |
877662e2 TT |
989 | int mlx5e_safe_switch_channels(struct mlx5e_priv *priv, |
990 | struct mlx5e_channels *new_chs, | |
991 | mlx5e_fp_hw_modify hw_modify); | |
603f4a45 SM |
992 | void mlx5e_activate_priv_channels(struct mlx5e_priv *priv); |
993 | void mlx5e_deactivate_priv_channels(struct mlx5e_priv *priv); | |
55c2503d | 994 | |
d4b6c488 | 995 | void mlx5e_build_default_indir_rqt(u32 *indirection_rqt, int len, |
85082dba | 996 | int num_channels); |
0088cbbc TG |
997 | void mlx5e_set_tx_cq_mode_params(struct mlx5e_params *params, |
998 | u8 cq_period_mode); | |
9908aa29 TT |
999 | void mlx5e_set_rx_cq_mode_params(struct mlx5e_params *params, |
1000 | u8 cq_period_mode); | |
2ccb0a79 | 1001 | void mlx5e_set_rq_type(struct mlx5_core_dev *mdev, struct mlx5e_params *params); |
696a97cf | 1002 | void mlx5e_init_rq_type_params(struct mlx5_core_dev *mdev, |
2a0f561b | 1003 | struct mlx5e_params *params); |
9908aa29 | 1004 | |
de8650a8 EBE |
1005 | int mlx5e_modify_sq(struct mlx5_core_dev *mdev, u32 sqn, |
1006 | struct mlx5e_modify_sq_param *p); | |
1007 | void mlx5e_activate_txqsq(struct mlx5e_txqsq *sq); | |
1008 | void mlx5e_tx_disable_queue(struct netdev_queue *txq); | |
1009 | ||
7b3722fa GP |
1010 | static inline bool mlx5e_tunnel_inner_ft_supported(struct mlx5_core_dev *mdev) |
1011 | { | |
1012 | return (MLX5_CAP_ETH(mdev, tunnel_stateless_gre) && | |
1013 | MLX5_CAP_FLOWTABLE_NIC_RX(mdev, ft_field_support.inner_ip_version)); | |
1014 | } | |
1015 | ||
e3cfc7e6 MS |
1016 | static inline bool mlx5_tx_swp_supported(struct mlx5_core_dev *mdev) |
1017 | { | |
1018 | return MLX5_CAP_ETH(mdev, swp) && | |
1019 | MLX5_CAP_ETH(mdev, swp_csum) && MLX5_CAP_ETH(mdev, swp_lso); | |
1020 | } | |
1021 | ||
f62b8bb8 | 1022 | extern const struct ethtool_ops mlx5e_ethtool_ops; |
08fb1dac SM |
1023 | #ifdef CONFIG_MLX5_CORE_EN_DCB |
1024 | extern const struct dcbnl_rtnl_ops mlx5e_dcbnl_ops; | |
1025 | int mlx5e_dcbnl_ieee_setets_core(struct mlx5e_priv *priv, struct ieee_ets *ets); | |
e207b7e9 | 1026 | void mlx5e_dcbnl_initialize(struct mlx5e_priv *priv); |
2a5e7a13 HN |
1027 | void mlx5e_dcbnl_init_app(struct mlx5e_priv *priv); |
1028 | void mlx5e_dcbnl_delete_app(struct mlx5e_priv *priv); | |
08fb1dac SM |
1029 | #endif |
1030 | ||
724b2aa1 HHZ |
1031 | int mlx5e_create_tir(struct mlx5_core_dev *mdev, |
1032 | struct mlx5e_tir *tir, u32 *in, int inlen); | |
1033 | void mlx5e_destroy_tir(struct mlx5_core_dev *mdev, | |
1034 | struct mlx5e_tir *tir); | |
b50d292b HHZ |
1035 | int mlx5e_create_mdev_resources(struct mlx5_core_dev *mdev); |
1036 | void mlx5e_destroy_mdev_resources(struct mlx5_core_dev *mdev); | |
b676f653 | 1037 | int mlx5e_refresh_tirs(struct mlx5e_priv *priv, bool enable_uc_lb); |
1afff42c | 1038 | |
bc81b9d3 | 1039 | /* common netdev helpers */ |
1462e48d RD |
1040 | void mlx5e_create_q_counters(struct mlx5e_priv *priv); |
1041 | void mlx5e_destroy_q_counters(struct mlx5e_priv *priv); | |
1042 | int mlx5e_open_drop_rq(struct mlx5e_priv *priv, | |
1043 | struct mlx5e_rq *drop_rq); | |
1044 | void mlx5e_close_drop_rq(struct mlx5e_rq *drop_rq); | |
1045 | ||
8f493ffd SM |
1046 | int mlx5e_create_indirect_rqt(struct mlx5e_priv *priv); |
1047 | ||
46dc933c OG |
1048 | int mlx5e_create_indirect_tirs(struct mlx5e_priv *priv, bool inner_ttc); |
1049 | void mlx5e_destroy_indirect_tirs(struct mlx5e_priv *priv, bool inner_ttc); | |
8f493ffd | 1050 | |
db05815b MM |
1051 | int mlx5e_create_direct_rqts(struct mlx5e_priv *priv, struct mlx5e_tir *tirs); |
1052 | void mlx5e_destroy_direct_rqts(struct mlx5e_priv *priv, struct mlx5e_tir *tirs); | |
1053 | int mlx5e_create_direct_tirs(struct mlx5e_priv *priv, struct mlx5e_tir *tirs); | |
1054 | void mlx5e_destroy_direct_tirs(struct mlx5e_priv *priv, struct mlx5e_tir *tirs); | |
8f493ffd SM |
1055 | void mlx5e_destroy_rqt(struct mlx5e_priv *priv, struct mlx5e_rqt *rqt); |
1056 | ||
2b257a6e | 1057 | int mlx5e_create_tis(struct mlx5_core_dev *mdev, void *in, u32 *tisn); |
5426a0b2 SM |
1058 | void mlx5e_destroy_tis(struct mlx5_core_dev *mdev, u32 tisn); |
1059 | ||
cb67b832 | 1060 | int mlx5e_create_tises(struct mlx5e_priv *priv); |
a90f88fe | 1061 | int mlx5e_update_nic_rx(struct mlx5e_priv *priv); |
b36cdb42 | 1062 | void mlx5e_update_carrier(struct mlx5e_priv *priv); |
cb67b832 HHZ |
1063 | int mlx5e_close(struct net_device *netdev); |
1064 | int mlx5e_open(struct net_device *netdev); | |
5c7e8bbb | 1065 | void mlx5e_update_ndo_stats(struct mlx5e_priv *priv); |
cb67b832 | 1066 | |
cdeef2b1 | 1067 | void mlx5e_queue_update_stats(struct mlx5e_priv *priv); |
3f6d08d1 OG |
1068 | int mlx5e_bits_invert(unsigned long a, int size); |
1069 | ||
250a42b6 | 1070 | typedef int (*change_hw_mtu_cb)(struct mlx5e_priv *priv); |
d9ee0491 | 1071 | int mlx5e_set_dev_port_mtu(struct mlx5e_priv *priv); |
250a42b6 AN |
1072 | int mlx5e_change_mtu(struct net_device *netdev, int new_mtu, |
1073 | change_hw_mtu_cb set_mtu_cb); | |
1074 | ||
076b0936 ES |
1075 | /* ethtool helpers */ |
1076 | void mlx5e_ethtool_get_drvinfo(struct mlx5e_priv *priv, | |
1077 | struct ethtool_drvinfo *drvinfo); | |
1078 | void mlx5e_ethtool_get_strings(struct mlx5e_priv *priv, | |
1079 | uint32_t stringset, uint8_t *data); | |
1080 | int mlx5e_ethtool_get_sset_count(struct mlx5e_priv *priv, int sset); | |
1081 | void mlx5e_ethtool_get_ethtool_stats(struct mlx5e_priv *priv, | |
1082 | struct ethtool_stats *stats, u64 *data); | |
1083 | void mlx5e_ethtool_get_ringparam(struct mlx5e_priv *priv, | |
1084 | struct ethtool_ringparam *param); | |
1085 | int mlx5e_ethtool_set_ringparam(struct mlx5e_priv *priv, | |
1086 | struct ethtool_ringparam *param); | |
1087 | void mlx5e_ethtool_get_channels(struct mlx5e_priv *priv, | |
1088 | struct ethtool_channels *ch); | |
1089 | int mlx5e_ethtool_set_channels(struct mlx5e_priv *priv, | |
1090 | struct ethtool_channels *ch); | |
1091 | int mlx5e_ethtool_get_coalesce(struct mlx5e_priv *priv, | |
1092 | struct ethtool_coalesce *coal); | |
1093 | int mlx5e_ethtool_set_coalesce(struct mlx5e_priv *priv, | |
1094 | struct ethtool_coalesce *coal); | |
371289b6 OG |
1095 | int mlx5e_ethtool_get_link_ksettings(struct mlx5e_priv *priv, |
1096 | struct ethtool_link_ksettings *link_ksettings); | |
1097 | int mlx5e_ethtool_set_link_ksettings(struct mlx5e_priv *priv, | |
1098 | const struct ethtool_link_ksettings *link_ksettings); | |
a5355de8 OG |
1099 | u32 mlx5e_ethtool_get_rxfh_key_size(struct mlx5e_priv *priv); |
1100 | u32 mlx5e_ethtool_get_rxfh_indir_size(struct mlx5e_priv *priv); | |
3844b07e FD |
1101 | int mlx5e_ethtool_get_ts_info(struct mlx5e_priv *priv, |
1102 | struct ethtool_ts_info *info); | |
371289b6 OG |
1103 | void mlx5e_ethtool_get_pauseparam(struct mlx5e_priv *priv, |
1104 | struct ethtool_pauseparam *pauseparam); | |
1105 | int mlx5e_ethtool_set_pauseparam(struct mlx5e_priv *priv, | |
1106 | struct ethtool_pauseparam *pauseparam); | |
076b0936 | 1107 | |
2c3b5bee | 1108 | /* mlx5e generic netdev management API */ |
519a0bf5 SM |
1109 | int mlx5e_netdev_init(struct net_device *netdev, |
1110 | struct mlx5e_priv *priv, | |
1111 | struct mlx5_core_dev *mdev, | |
1112 | const struct mlx5e_profile *profile, | |
1113 | void *ppriv); | |
182570b2 | 1114 | void mlx5e_netdev_cleanup(struct net_device *netdev, struct mlx5e_priv *priv); |
2c3b5bee SM |
1115 | struct net_device* |
1116 | mlx5e_create_netdev(struct mlx5_core_dev *mdev, const struct mlx5e_profile *profile, | |
779d986d | 1117 | int nch, void *ppriv); |
2c3b5bee SM |
1118 | int mlx5e_attach_netdev(struct mlx5e_priv *priv); |
1119 | void mlx5e_detach_netdev(struct mlx5e_priv *priv); | |
1120 | void mlx5e_destroy_netdev(struct mlx5e_priv *priv); | |
6d7ee2ed | 1121 | void mlx5e_set_netdev_mtu_boundaries(struct mlx5e_priv *priv); |
8f493ffd | 1122 | void mlx5e_build_nic_params(struct mlx5_core_dev *mdev, |
db05815b | 1123 | struct mlx5e_xsk *xsk, |
bbeb53b8 | 1124 | struct mlx5e_rss_params *rss_params, |
8f493ffd | 1125 | struct mlx5e_params *params, |
472a1e44 | 1126 | u16 max_channels, u16 mtu); |
749359f4 GT |
1127 | void mlx5e_build_rq_params(struct mlx5_core_dev *mdev, |
1128 | struct mlx5e_params *params); | |
bbeb53b8 AL |
1129 | void mlx5e_build_rss_params(struct mlx5e_rss_params *rss_params, |
1130 | u16 num_channels); | |
fbcb127e | 1131 | u8 mlx5e_params_calculate_tx_min_inline(struct mlx5_core_dev *mdev); |
9a317425 | 1132 | void mlx5e_rx_dim_work(struct work_struct *work); |
cbce4f44 | 1133 | void mlx5e_tx_dim_work(struct work_struct *work); |
073caf50 OG |
1134 | |
1135 | void mlx5e_add_vxlan_port(struct net_device *netdev, struct udp_tunnel_info *ti); | |
1136 | void mlx5e_del_vxlan_port(struct net_device *netdev, struct udp_tunnel_info *ti); | |
1137 | netdev_features_t mlx5e_features_check(struct sk_buff *skb, | |
1138 | struct net_device *netdev, | |
1139 | netdev_features_t features); | |
d3cbd425 | 1140 | int mlx5e_set_features(struct net_device *netdev, netdev_features_t features); |
073caf50 OG |
1141 | #ifdef CONFIG_MLX5_ESWITCH |
1142 | int mlx5e_set_vf_mac(struct net_device *dev, int vf, u8 *mac); | |
1143 | int mlx5e_set_vf_rate(struct net_device *dev, int vf, int min_tx_rate, int max_tx_rate); | |
1144 | int mlx5e_get_vf_config(struct net_device *dev, int vf, struct ifla_vf_info *ivi); | |
1145 | int mlx5e_get_vf_stats(struct net_device *dev, int vf, struct ifla_vf_stats *vf_stats); | |
1146 | #endif | |
1afff42c | 1147 | #endif /* __MLX5_EN_H__ */ |