]>
Commit | Line | Data |
---|---|---|
a79c911f KI |
1 | U-Boot port for Texas Instruments Keystone II EVM boards |
2 | ======================================================== | |
ef509b90 VA |
3 | |
4 | Author: Murali Karicheri <m-karicheri2@ti.com> | |
5 | ||
a187559e | 6 | This README has information on the U-Boot port for K2HK, K2E, and K2L EVM boards. |
ef509b90 | 7 | Documentation for this board can be found at |
a79c911f KI |
8 | http://www.advantech.com/Support/TI-EVM/EVMK2HX_sd.aspx |
9 | https://www.einfochips.com/index.php/partnerships/texas-instruments/k2e-evm.html | |
4de96c79 | 10 | https://www.einfochips.com/index.php/partnerships/texas-instruments/k2l-evm.html |
ef509b90 | 11 | |
a79c911f | 12 | The K2HK board is based on Texas Instruments Keystone2 family of SoCs: K2H, K2K. |
ef509b90 VA |
13 | More details on these SoCs are available at company websites |
14 | K2K: http://www.ti.com/product/tci6638k2k | |
15 | K2H: http://www.ti.com/product/tci6638k2h | |
16 | ||
a79c911f | 17 | The K2E SoC details are available at |
4de96c79 KI |
18 | http://www.ti.com/lit/ds/symlink/66ak2e05.pdf |
19 | ||
20 | The K2L SoC details are available at | |
21 | http://www.ti.com/lit/ds/symlink/tci6630k2l.pdf | |
a79c911f | 22 | |
01c50755 LV |
23 | The K2G SoC details are available at |
24 | http://www.ti.com/lit/ds/symlink/66ak2g02.pdf | |
25 | ||
ef509b90 VA |
26 | Board configuration: |
27 | ==================== | |
28 | ||
a187559e | 29 | Some of the peripherals that are configured by U-Boot |
a79c911f KI |
30 | +------+-------+-------+-----------+-----------+-------+-------+----+ |
31 | | |DDR3 |NAND |MSM SRAM |ETH ports |UART |I2C |SPI | | |
32 | +------+-------+-------+-----------+-----------+-------+-------+----+ | |
33 | |K2HK |2 |512MB |6MB |4(2) |2 |3 |3 | | |
34 | |K2E |4 |512MB |2MB |8(2) |2 |3 |3 | | |
4de96c79 | 35 | |K2L |2 |512MB |2MB |4(2) |4 |3 |3 | |
01c50755 | 36 | |K2G |2 |256MB |1MB |1 |1 |1 |1 | |
a79c911f | 37 | +------+-------+-------+-----------+-----------+-------+-------+----+ |
ef509b90 | 38 | |
a79c911f | 39 | There are only 2 eth port installed on the boards. |
ef509b90 | 40 | |
a79c911f | 41 | There are separate PLLs to drive clocks to Tetris ARM and Peripherals. |
ef509b90 VA |
42 | To bring up SMP Linux on this board, there is a boot monitor |
43 | code that will be installed in MSMC SRAM. There is command available | |
a187559e | 44 | to install this image from U-Boot. |
ef509b90 VA |
45 | |
46 | The port related files can be found at following folders | |
47 | keystone2 SoC related files: arch/arm/cpu/armv7/keystone/ | |
a79c911f KI |
48 | EVMs board files: board/ti/k2s_evm/ |
49 | ||
50 | Board configuration files: | |
51 | include/configs/k2hk_evm.h | |
52 | include/configs/k2e_evm.h | |
4de96c79 | 53 | include/configs/k2l_evm.h |
01c50755 | 54 | include/configs/k2g_evm.h |
ef509b90 | 55 | |
a187559e | 56 | As U-Boot is migrating to Kconfig there is also board defconfig files |
a79c911f KI |
57 | configs/k2e_evm_defconfig |
58 | configs/k2hk_evm_defconfig | |
4de96c79 | 59 | configs/k2l_evm_defconfig |
01c50755 | 60 | configs/k2g_evm_defconfig |
ef509b90 VA |
61 | |
62 | Supported boot modes: | |
63 | - SPI NOR boot | |
b7695c0e | 64 | - AEMIF NAND boot (K2E, K2L and K2HK) |
be8ce70c | 65 | - UART boot |
01c50755 | 66 | - MMC boot (Only on K2G) |
ef509b90 | 67 | |
a79c911f | 68 | Supported image formats: |
01c50755 | 69 | - u-boot.bin: for loading and running u-boot.bin through |
1985abe2 | 70 | Texas Instruments code composure studio (CCS) and for UART boot. |
ef509b90 | 71 | - u-boot-spi.gph: gpimage for programming SPI NOR flash for SPI NOR boot |
b7695c0e | 72 | - MLO: gpimage for programming NAND flash for NAND boot, MMC boot. |
ef509b90 VA |
73 | |
74 | Build instructions: | |
75 | =================== | |
01c50755 | 76 | Examples for k2hk, for k2e, k2l and k2g just replace k2hk prefix accordingly. |
89713580 | 77 | Don't forget to add CROSS_COMPILE. |
ef509b90 | 78 | |
01c50755 | 79 | To build u-boot.bin, u-boot-spi.gph, MLO: |
a79c911f | 80 | >make k2hk_evm_defconfig |
be8ce70c | 81 | >make |
c6ac7e3b | 82 | |
a79c911f | 83 | Load and Run U-Boot on keystone EVMs using CCS |
ef509b90 VA |
84 | ========================================= |
85 | ||
01c50755 | 86 | Need Code Composer Studio (CCS) installed on a PC to load and run u-boot.bin |
ef509b90 VA |
87 | on EVM. See instructions at below link for installing CCS on a Windows PC. |
88 | http://processors.wiki.ti.com/index.php/MCSDK_UG_Chapter_Getting_Started# | |
89 | Installing_Code_Composer_Studio | |
01c50755 | 90 | Use u-boot.bin from the build folder for loading and running U-Boot binary |
ef509b90 | 91 | on EVM. Follow instructions at |
a79c911f KI |
92 | K2HK http://processors.wiki.ti.com/index.php/EVMK2H_Hardware_Setup |
93 | K2E http://processors.wiki.ti.com/index.php/EVMK2E_Hardware_Setup | |
4de96c79 | 94 | K2L http://processors.wiki.ti.com/index.php/TCIEVMK2L_Hardware_Setup |
01c50755 | 95 | K2G http://processors.wiki.ti.com/index.php/66AK2G02_GP_EVM_Hardware_Setup |
4de96c79 | 96 | |
ef509b90 VA |
97 | to configure SW1 dip switch to use "No Boot/JTAG DSP Little Endian Boot Mode" |
98 | and Power ON the EVM. Follow instructions to connect serial port of EVM to | |
99 | PC and start TeraTerm or Hyper Terminal. | |
100 | ||
101 | Start CCS on a Windows machine and Launch Target | |
102 | configuration as instructed at http://processors.wiki.ti.com/index.php/ | |
103 | MCSDK_UG_Chapter_Exploring#Loading_and_Running_U-Boot_on_EVM_through_CCS. | |
104 | The instructions provided in the above link uses a script for | |
a187559e | 105 | loading the U-Boot binary on the target EVM. Instead do the following:- |
ef509b90 VA |
106 | |
107 | 1. Right click to "Texas Instruments XDS2xx USB Emulator_0/CortexA15_1 core (D | |
a79c911f | 108 | is connected: Unknown)" at the debug window (This is created once Target |
ef509b90 VA |
109 | configuration is launched) and select "Connect Target". |
110 | 2. Once target connect is successful, choose Tools->Load Memory option from the | |
01c50755 | 111 | top level menu. At the Load Memory window, choose the file u-boot.bin |
ef509b90 | 112 | through "Browse" button and click "next >" button. In the next window, enter |
01c50755 | 113 | Start address as 0xc000000, choose Type-size "32 bits" and click "Finish" |
ef509b90 VA |
114 | button. |
115 | 3. Click View -> Registers from the top level menu to view registers window. | |
116 | 4. From Registers, window expand "Core Registers" to view PC. Edit PC value | |
01c50755 | 117 | to be 0xc000000. From the "Run" top level menu, select "Free Run" |
ef509b90 VA |
118 | 5. The U-Boot prompt is shown at the Tera Term/ Hyper terminal console as |
119 | below and type any key to stop autoboot as instructed := | |
120 | ||
121 | U-Boot 2014.04-rc1-00201-gc215b5a (Mar 21 2014 - 12:47:59) | |
122 | ||
123 | I2C: ready | |
124 | Detected SO-DIMM [SQR-SD3T-2G1333SED] | |
125 | DRAM: 1.1 GiB | |
126 | NAND: 512 MiB | |
127 | Net: K2HK_EMAC | |
128 | Warning: K2HK_EMAC using MAC address from net device | |
129 | , K2HK_EMAC1, K2HK_EMAC2, K2HK_EMAC3 | |
130 | Hit any key to stop autoboot: 0 | |
131 | ||
132 | SPI NOR Flash programming instructions | |
133 | ====================================== | |
134 | U-Boot image can be flashed to first 512KB of the NOR flash using following | |
a79c911f | 135 | instructions: |
ef509b90 | 136 | |
a187559e | 137 | 1. Start CCS and run U-Boot as described above. |
ef509b90 VA |
138 | 2. Suspend Target. Select Run -> Suspend from top level menu |
139 | CortexA15_1 (Free Running)" | |
140 | 3. Load u-boot-spi.gph binary from build folder on to DDR address 0x87000000 | |
4de96c79 KI |
141 | through CCS as described in step 2 of "Load and Run U-Boot on K2HK/K2E/K2L |
142 | EVM using CCS", but using address 0x87000000. | |
a187559e BM |
143 | 4. Free Run the target as described earlier (step 4) to get U-Boot prompt |
144 | 5. At the U-Boot console type following to setup U-Boot environment variables. | |
ef509b90 VA |
145 | setenv addr_uboot 0x87000000 |
146 | setenv filesize <size in hex of u-boot-spi.gph rounded to hex 0x10000> | |
c6ac7e3b | 147 | run burn_uboot_spi |
a187559e | 148 | Once U-Boot prompt is available, Power OFF the EVM. Set the SW1 dip switch |
ef509b90 | 149 | to "SPI Little Endian Boot mode" as per instruction at |
a79c911f | 150 | http://processors.wiki.ti.com/index.php/*_Hardware_Setup. |
a187559e | 151 | 6. Power ON the EVM. The EVM now boots with U-Boot image on the NOR flash. |
c6ac7e3b KI |
152 | |
153 | AEMIF NAND Flash programming instructions | |
154 | ====================================== | |
155 | U-Boot image can be flashed to first 1024KB of the NAND flash using following | |
a79c911f | 156 | instructions: |
c6ac7e3b | 157 | |
a187559e | 158 | 1. Start CCS and run U-Boot as described above. |
c6ac7e3b KI |
159 | 2. Suspend Target. Select Run -> Suspend from top level menu |
160 | CortexA15_1 (Free Running)" | |
5f586e9f | 161 | 3. Load MLO binary from build folder on to DDR address 0x87000000 |
c6ac7e3b KI |
162 | through CCS as described in step 2 of "Load and Run U-Boot on K2HK EVM |
163 | using CCS", but using address 0x87000000. | |
a187559e BM |
164 | 4. Free Run the target as described earlier (step 4) to get U-Boot prompt |
165 | 5. At the U-Boot console type following to setup U-Boot environment variables. | |
5f586e9f | 166 | setenv filesize <size in hex of MLO rounded to hex 0x10000> |
c6ac7e3b | 167 | run burn_uboot_nand |
a187559e | 168 | Once U-Boot prompt is available, Power OFF the EVM. Set the SW1 dip switch |
c6ac7e3b | 169 | to "ARM NAND Boot mode" as per instruction at |
a79c911f | 170 | http://processors.wiki.ti.com/index.php/*_Hardware_Setup. |
a187559e | 171 | 6. Power ON the EVM. The EVM now boots with U-Boot image on the NAND flash. |
be8ce70c LV |
172 | |
173 | Load and Run U-Boot on keystone EVMs using UART download | |
174 | ======================================================== | |
175 | ||
176 | Open BMC and regular UART terminals. | |
177 | ||
01c50755 | 178 | 1. On the regular UART port start xmodem transfer of the u-boot.bin |
be8ce70c LV |
179 | 2. Using BMC terminal set the ARM-UART bootmode and reboot the EVM |
180 | BMC> bootmode #4 | |
181 | MBC> reboot | |
a187559e | 182 | 3. When xmodem is complete you should see the U-Boot starts on the UART port |
01c50755 LV |
183 | |
184 | Load and Run U-Boot on K2G EVMs using MMC | |
185 | ======================================================== | |
186 | ||
187 | Open BMC and regular UART terminals. | |
188 | ||
189 | 1. Set the SW3 dip switch to "ARM MMC Boot mode" as per instruction at | |
190 | http://processors.wiki.ti.com/index.php/66AK2G02_GP_EVM_Hardware_Setup | |
191 | 2. Create SD card partitions as per steps given in Hardware Setup Guide. | |
192 | 3. Copy MLO to Boot Partition. | |
193 | 4. Insert SD card and Power on the EVM. | |
194 | The EVM now boots with U-Boot image from SD card. |