]> git.ipfire.org Git - thirdparty/u-boot.git/blame - common/board_r.c
Merge tag 'u-boot-stm32-20190606' of https://github.com/pchotard/u-boot
[thirdparty/u-boot.git] / common / board_r.c
CommitLineData
83d290c5 1// SPDX-License-Identifier: GPL-2.0+
6f6430d7
SG
2/*
3 * Copyright (c) 2011 The Chromium OS Authors.
4 * (C) Copyright 2002-2006
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * (C) Copyright 2002
8 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
9 * Marius Groeger <mgroeger@sysgo.de>
6f6430d7
SG
10 */
11
12#include <common.h>
12d738ae 13#include <api.h>
c2240d4d
SG
14/* TODO: can we just include all these headers whether needed or not? */
15#if defined(CONFIG_CMD_BEDBUG)
16#include <bedbug/type.h>
17#endif
cbb2df20 18#include <command.h>
24b852a7 19#include <console.h>
1ce60176 20#include <dm.h>
6f6430d7
SG
21#include <environment.h>
22#include <fdtdec.h>
c2240d4d 23#include <ide.h>
6f6430d7 24#include <initcall.h>
c2240d4d
SG
25#if defined(CONFIG_CMD_KGDB)
26#include <kgdb.h>
27#endif
6f6430d7 28#include <malloc.h>
0eb25b61 29#include <mapmem.h>
c2240d4d
SG
30#ifdef CONFIG_BITBANGMII
31#include <miiphy.h>
32#endif
6f6430d7
SG
33#include <mmc.h>
34#include <nand.h>
3af86a4e 35#include <of_live.h>
6f6430d7 36#include <onenand_uboot.h>
c2240d4d 37#include <scsi.h>
6f6430d7
SG
38#include <serial.h>
39#include <stdio_dev.h>
1057e6cf 40#include <timer.h>
71c52dba 41#include <trace.h>
c2240d4d
SG
42#include <watchdog.h>
43#ifdef CONFIG_ADDR_MAP
44#include <asm/mmu.h>
45#endif
6f6430d7 46#include <asm/sections.h>
1ce60176 47#include <dm/root.h>
c2240d4d 48#include <linux/compiler.h>
1ce60176 49#include <linux/err.h>
50149ea3 50#include <efi_loader.h>
06985289 51#include <wdt.h>
6f6430d7
SG
52
53DECLARE_GLOBAL_DATA_PTR;
54
55ulong monitor_flash_len;
56
dd2a6cd0 57__weak int board_flash_wp_on(void)
c2240d4d
SG
58{
59 /*
60 * Most flashes can't be detected when write protection is enabled,
61 * so provide a way to let U-Boot gracefully ignore write protected
62 * devices.
63 */
64 return 0;
65}
66
dd2a6cd0 67__weak void cpu_secondary_init_r(void)
c2240d4d
SG
68{
69}
70
c2240d4d
SG
71static int initr_secondary_cpu(void)
72{
73 /*
74 * after non-volatile devices & environment is setup and cpu code have
75 * another round to deal with any initialization that might require
76 * full access to the environment or loading of some image (firmware)
77 * from a non-volatile device
78 */
79 /* TODO: maybe define this for all archs? */
80 cpu_secondary_init_r();
81
82 return 0;
83}
6f6430d7 84
71c52dba
SG
85static int initr_trace(void)
86{
87#ifdef CONFIG_TRACE
88 trace_init(gd->trace_buff, CONFIG_TRACE_BUFFER_SIZE);
89#endif
90
91 return 0;
92}
93
6f6430d7
SG
94static int initr_reloc(void)
95{
c9356be3
SG
96 /* tell others: relocation done */
97 gd->flags |= GD_FLG_RELOC | GD_FLG_FULL_MALLOC_INIT;
6f6430d7
SG
98
99 return 0;
100}
101
102#ifdef CONFIG_ARM
103/*
104 * Some of these functions are needed purely because the functions they
105 * call return void. If we change them to return 0, these stubs can go away.
106 */
107static int initr_caches(void)
108{
109 /* Enable caches */
110 enable_caches();
111 return 0;
112}
113#endif
114
c2240d4d
SG
115__weak int fixup_cpu(void)
116{
117 return 0;
118}
119
6f6430d7
SG
120static int initr_reloc_global_data(void)
121{
b60eff31
AA
122#ifdef __ARM__
123 monitor_flash_len = _end - __image_copy_start;
068feb9b 124#elif defined(CONFIG_NDS32) || defined(CONFIG_RISCV)
2e88bb28 125 monitor_flash_len = (ulong)&_end - (ulong)&_start;
5ff10aa7 126#elif !defined(CONFIG_SANDBOX) && !defined(CONFIG_NIOS2)
a0ba279a 127 monitor_flash_len = (ulong)&__init_end - gd->relocaddr;
6f6430d7 128#endif
c2240d4d
SG
129#if defined(CONFIG_MPC85xx) || defined(CONFIG_MPC86xx)
130 /*
131 * The gd->cpu pointer is set to an address in flash before relocation.
132 * We need to update it to point to the same CPU entry in RAM.
133 * TODO: why not just add gd->reloc_ofs?
134 */
a0ba279a 135 gd->arch.cpu += gd->relocaddr - CONFIG_SYS_MONITOR_BASE;
c2240d4d
SG
136
137 /*
138 * If we didn't know the cpu mask & # cores, we can save them of
139 * now rather than 'computing' them constantly
140 */
141 fixup_cpu();
142#endif
6c6add60 143#if !defined(CONFIG_ENV_ADDR) || defined(ENV_IS_EMBEDDED)
c2240d4d 144 /*
6c6add60
SG
145 * Relocate the early env_addr pointer unless we know it is not inside
146 * the binary. Some systems need this and for the rest, it doesn't hurt.
c2240d4d 147 */
6c6add60 148 gd->env_addr += gd->reloc_off;
c2240d4d 149#endif
e9acb9ea
SDPP
150#ifdef CONFIG_OF_EMBED
151 /*
92f84b67
MS
152 * The fdt_blob needs to be moved to new relocation address
153 * incase of FDT blob is embedded with in image
154 */
e9acb9ea
SDPP
155 gd->fdt_blob += gd->reloc_off;
156#endif
50149ea3 157#ifdef CONFIG_EFI_LOADER
e7ac009b
HS
158 /*
159 * On the ARM architecture gd is mapped to a fixed register (r9 or x18).
160 * As this register may be overwritten by an EFI payload we save it here
161 * and restore it on every callback entered.
162 */
163 efi_save_gd();
164
50149ea3
AG
165 efi_runtime_relocate(gd->relocaddr, NULL);
166#endif
e9acb9ea 167
c2240d4d 168 return 0;
6f6430d7
SG
169}
170
171static int initr_serial(void)
172{
173 serial_initialize();
174 return 0;
175}
176
4c2cb115 177#if defined(CONFIG_PPC) || defined(CONFIG_M68K) || defined(CONFIG_MIPS)
c2240d4d
SG
178static int initr_trap(void)
179{
180 /*
181 * Setup trap handlers
182 */
e310b93e 183#if defined(CONFIG_PPC)
a0ba279a 184 trap_init(gd->relocaddr);
e310b93e 185#else
186 trap_init(CONFIG_SYS_SDRAM_BASE);
187#endif
c2240d4d
SG
188 return 0;
189}
190#endif
191
192#ifdef CONFIG_ADDR_MAP
193static int initr_addr_map(void)
194{
195 init_addr_map();
196
197 return 0;
198}
199#endif
200
6f6430d7
SG
201#ifdef CONFIG_POST
202static int initr_post_backlog(void)
203{
204 post_output_backlog();
205 return 0;
206}
207#endif
208
c2240d4d
SG
209#if defined(CONFIG_SYS_INIT_RAM_LOCK) && defined(CONFIG_E500)
210static int initr_unlock_ram_in_cache(void)
211{
212 unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */
213 return 0;
214}
215#endif
216
217#ifdef CONFIG_PCI
218static int initr_pci(void)
219{
ff3e077b 220#ifndef CONFIG_DM_PCI
c2240d4d 221 pci_init();
ff3e077b 222#endif
c2240d4d
SG
223
224 return 0;
225}
226#endif
227
c2240d4d
SG
228static int initr_barrier(void)
229{
230#ifdef CONFIG_PPC
231 /* TODO: Can we not use dmb() macros for this? */
232 asm("sync ; isync");
233#endif
234 return 0;
235}
236
6f6430d7
SG
237static int initr_malloc(void)
238{
239 ulong malloc_start;
240
f1896c45 241#if CONFIG_VAL(SYS_MALLOC_F_LEN)
d59476b6
SG
242 debug("Pre-reloc malloc() used %#lx bytes (%ld KB)\n", gd->malloc_ptr,
243 gd->malloc_ptr / 1024);
244#endif
6f6430d7 245 /* The malloc area is immediately below the monitor copy in DRAM */
a0ba279a 246 malloc_start = gd->relocaddr - TOTAL_MALLOC_LEN;
a733b06b
SG
247 mem_malloc_init((ulong)map_sysmem(malloc_start, TOTAL_MALLOC_LEN),
248 TOTAL_MALLOC_LEN);
6f6430d7
SG
249 return 0;
250}
251
9854a874
SG
252static int initr_console_record(void)
253{
254#if defined(CONFIG_CONSOLE_RECORD)
255 return console_record_init();
256#else
257 return 0;
258#endif
259}
260
671fa63e
JK
261#ifdef CONFIG_SYS_NONCACHED_MEMORY
262static int initr_noncached(void)
263{
264 noncached_init();
265 return 0;
266}
267#endif
268
3af86a4e
SG
269#ifdef CONFIG_OF_LIVE
270static int initr_of_live(void)
271{
a132f770
SG
272 int ret;
273
274 bootstage_start(BOOTSTAGE_ID_ACCUM_OF_LIVE, "of_live");
275 ret = of_live_build(gd->fdt_blob, (struct device_node **)&gd->of_root);
276 bootstage_accum(BOOTSTAGE_ID_ACCUM_OF_LIVE);
277 if (ret)
278 return ret;
279
280 return 0;
3af86a4e
SG
281}
282#endif
283
1ce60176
SG
284#ifdef CONFIG_DM
285static int initr_dm(void)
286{
1057e6cf
SG
287 int ret;
288
ab7cd627
SG
289 /* Save the pre-reloc driver model and start a new one */
290 gd->dm_root_f = gd->dm_root;
291 gd->dm_root = NULL;
d74d6b44
SG
292#ifdef CONFIG_TIMER
293 gd->timer = NULL;
294#endif
63c5bf48 295 bootstage_start(BOOTSTATE_ID_ACCUM_DM_R, "dm_r");
1057e6cf 296 ret = dm_init_and_scan(false);
63c5bf48 297 bootstage_accum(BOOTSTATE_ID_ACCUM_DM_R);
1057e6cf
SG
298 if (ret)
299 return ret;
300#ifdef CONFIG_TIMER_EARLY
1057e6cf
SG
301 ret = dm_timer_init();
302 if (ret)
303 return ret;
8f41b878 304#endif
1057e6cf
SG
305
306 return 0;
1ce60176
SG
307}
308#endif
309
881c124a
SG
310static int initr_bootstage(void)
311{
881c124a
SG
312 bootstage_mark_name(BOOTSTAGE_ID_START_UBOOT_R, "board_init_r");
313
314 return 0;
315}
316
6f6430d7
SG
317__weak int power_init_board(void)
318{
319 return 0;
320}
321
322static int initr_announce(void)
323{
a0ba279a 324 debug("Now running in RAM - U-Boot at: %08lx\n", gd->relocaddr);
6f6430d7
SG
325 return 0;
326}
327
61d7b1bb
AB
328#ifdef CONFIG_NEEDS_MANUAL_RELOC
329static int initr_manual_reloc_cmdtable(void)
330{
331 fixup_cmdtable(ll_entry_start(cmd_tbl_t, cmd),
332 ll_entry_count(cmd_tbl_t, cmd));
333 return 0;
334}
335#endif
336
e856bdcf 337#if defined(CONFIG_MTD_NOR_FLASH)
6f6430d7
SG
338static int initr_flash(void)
339{
c2240d4d
SG
340 ulong flash_size = 0;
341 bd_t *bd = gd->bd;
6f6430d7
SG
342
343 puts("Flash: ");
344
70879a92 345 if (board_flash_wp_on())
c2240d4d 346 printf("Uninitialized - Write Protect On\n");
70879a92 347 else
c2240d4d 348 flash_size = flash_init();
70879a92 349
6f6430d7
SG
350 print_size(flash_size, "");
351#ifdef CONFIG_SYS_FLASH_CHECKSUM
352 /*
92f84b67
MS
353 * Compute and print flash CRC if flashchecksum is set to 'y'
354 *
355 * NOTE: Maybe we should add some WATCHDOG_RESET()? XXX
356 */
bfebc8c9 357 if (env_get_yesno("flashchecksum") == 1) {
92f84b67
MS
358 const uchar *flash_base = (const uchar *)CONFIG_SYS_FLASH_BASE;
359
6f6430d7 360 printf(" CRC: %08X", crc32(0,
92f84b67
MS
361 flash_base,
362 flash_size));
6f6430d7
SG
363 }
364#endif /* CONFIG_SYS_FLASH_CHECKSUM */
365 putc('\n');
366
c2240d4d
SG
367 /* update start of FLASH memory */
368#ifdef CONFIG_SYS_FLASH_BASE
369 bd->bi_flashstart = CONFIG_SYS_FLASH_BASE;
370#endif
371 /* size of FLASH memory (final value) */
372 bd->bi_flashsize = flash_size;
373
374#if defined(CONFIG_SYS_UPDATE_FLASH_SIZE)
375 /* Make a update of the Memctrl. */
376 update_flash_size(flash_size);
377#endif
378
c2240d4d
SG
379#if defined(CONFIG_OXC) || defined(CONFIG_RMU)
380 /* flash mapped at end of memory map */
381 bd->bi_flashoffset = CONFIG_SYS_TEXT_BASE + flash_size;
382#elif CONFIG_SYS_MONITOR_BASE == CONFIG_SYS_FLASH_BASE
383 bd->bi_flashoffset = monitor_flash_len; /* reserved area for monitor */
384#endif
385 return 0;
386}
387#endif
388
6f6430d7
SG
389#ifdef CONFIG_CMD_NAND
390/* go init the NAND */
2588ba14 391static int initr_nand(void)
6f6430d7
SG
392{
393 puts("NAND: ");
394 nand_init();
203db38a 395 printf("%lu MiB\n", nand_size() / 1024);
6f6430d7
SG
396 return 0;
397}
398#endif
399
400#if defined(CONFIG_CMD_ONENAND)
401/* go init the NAND */
2588ba14 402static int initr_onenand(void)
6f6430d7
SG
403{
404 puts("NAND: ");
405 onenand_init();
406 return 0;
407}
408#endif
409
4aa2ba3a 410#ifdef CONFIG_MMC
2588ba14 411static int initr_mmc(void)
6f6430d7
SG
412{
413 puts("MMC: ");
414 mmc_initialize(gd->bd);
415 return 0;
416}
417#endif
418
6f6430d7
SG
419/*
420 * Tell if it's OK to load the environment early in boot.
421 *
776babd7 422 * If CONFIG_OF_CONTROL is defined, we'll check with the FDT to see
6f6430d7
SG
423 * if this is OK (defaulting to saying it's OK).
424 *
425 * NOTE: Loading the environment early can be a bad idea if security is
426 * important, since no verification is done on the environment.
427 *
428 * @return 0 if environment should not be loaded, !=0 if it is ok to load
429 */
430static int should_load_env(void)
431{
432#ifdef CONFIG_OF_CONTROL
433 return fdtdec_get_config_int(gd->fdt_blob, "load-environment", 1);
434#elif defined CONFIG_DELAY_ENVIRONMENT
435 return 0;
436#else
437 return 1;
438#endif
439}
440
441static int initr_env(void)
442{
443 /* initialize environment */
444 if (should_load_env())
445 env_relocate();
446 else
c5d548a9 447 set_default_env(NULL, 0);
545dfd10 448#ifdef CONFIG_OF_CONTROL
f980c999
HS
449 env_set_hex("fdtcontroladdr",
450 (unsigned long)map_to_sysmem(gd->fdt_blob));
545dfd10 451#endif
6f6430d7
SG
452
453 /* Initialize from environment */
bfebc8c9 454 load_addr = env_get_ulong("loadaddr", 16, load_addr);
c2240d4d 455
c2240d4d
SG
456 return 0;
457}
458
c722f0b0
AB
459#ifdef CONFIG_SYS_BOOTPARAMS_LEN
460static int initr_malloc_bootparams(void)
461{
462 gd->bd->bi_boot_params = (ulong)malloc(CONFIG_SYS_BOOTPARAMS_LEN);
463 if (!gd->bd->bi_boot_params) {
464 puts("WARNING: Cannot allocate space for boot parameters\n");
465 return -ENOMEM;
466 }
467 return 0;
468}
469#endif
470
6f6430d7
SG
471static int initr_jumptable(void)
472{
473 jumptable_init();
474 return 0;
475}
476
477#if defined(CONFIG_API)
478static int initr_api(void)
479{
480 /* Initialize API */
481 api_init();
482 return 0;
483}
484#endif
485
6f6430d7 486/* enable exceptions */
daab59ac 487#ifdef CONFIG_ARM
6f6430d7
SG
488static int initr_enable_interrupts(void)
489{
490 enable_interrupts();
491 return 0;
492}
e424c15c 493#endif
6f6430d7
SG
494
495#ifdef CONFIG_CMD_NET
496static int initr_ethaddr(void)
497{
c2240d4d
SG
498 bd_t *bd = gd->bd;
499
500 /* kept around for legacy kernels only ... ignore the next section */
35affd7a 501 eth_env_get_enetaddr("ethaddr", bd->bi_enetaddr);
c2240d4d 502#ifdef CONFIG_HAS_ETH1
35affd7a 503 eth_env_get_enetaddr("eth1addr", bd->bi_enet1addr);
c2240d4d
SG
504#endif
505#ifdef CONFIG_HAS_ETH2
35affd7a 506 eth_env_get_enetaddr("eth2addr", bd->bi_enet2addr);
c2240d4d
SG
507#endif
508#ifdef CONFIG_HAS_ETH3
35affd7a 509 eth_env_get_enetaddr("eth3addr", bd->bi_enet3addr);
c2240d4d
SG
510#endif
511#ifdef CONFIG_HAS_ETH4
35affd7a 512 eth_env_get_enetaddr("eth4addr", bd->bi_enet4addr);
c2240d4d
SG
513#endif
514#ifdef CONFIG_HAS_ETH5
35affd7a 515 eth_env_get_enetaddr("eth5addr", bd->bi_enet5addr);
c2240d4d
SG
516#endif
517 return 0;
518}
519#endif /* CONFIG_CMD_NET */
520
521#ifdef CONFIG_CMD_KGDB
522static int initr_kgdb(void)
523{
524 puts("KGDB: ");
525 kgdb_init();
526 return 0;
527}
528#endif
529
2d8d190c 530#if defined(CONFIG_LED_STATUS)
c2240d4d
SG
531static int initr_status_led(void)
532{
2d8d190c
UM
533#if defined(CONFIG_LED_STATUS_BOOT)
534 status_led_set(CONFIG_LED_STATUS_BOOT, CONFIG_LED_STATUS_BLINKING);
13cfbe51
BN
535#else
536 status_led_init();
537#endif
c2240d4d
SG
538 return 0;
539}
540#endif
541
e8a016b5 542#if defined(CONFIG_SCSI) && !defined(CONFIG_DM_SCSI)
c2240d4d
SG
543static int initr_scsi(void)
544{
c2240d4d
SG
545 puts("SCSI: ");
546 scsi_init();
3804f5bb 547 puts("\n");
6f6430d7
SG
548
549 return 0;
550}
2c997e7a 551#endif
6f6430d7
SG
552
553#ifdef CONFIG_BITBANGMII
554static int initr_bbmii(void)
555{
556 bb_miiphy_init();
557 return 0;
558}
559#endif
560
561#ifdef CONFIG_CMD_NET
562static int initr_net(void)
563{
564 puts("Net: ");
d2eaec60 565 eth_initialize();
6f6430d7
SG
566#if defined(CONFIG_RESET_PHY_R)
567 debug("Reset Ethernet PHY\n");
568 reset_phy();
569#endif
570 return 0;
571}
572#endif
573
574#ifdef CONFIG_POST
575static int initr_post(void)
576{
577 post_run(NULL, POST_RAM | post_bootmode_get(0));
578 return 0;
579}
580#endif
581
fc843a02 582#if defined(CONFIG_CMD_PCMCIA) && !defined(CONFIG_IDE)
c2240d4d
SG
583static int initr_pcmcia(void)
584{
585 puts("PCMCIA:");
586 pcmcia_init();
587 return 0;
588}
589#endif
590
ec15d5f6 591#if defined(CONFIG_IDE) && !defined(CONFIG_BLK)
c2240d4d
SG
592static int initr_ide(void)
593{
c2240d4d 594 puts("IDE: ");
c2240d4d
SG
595#if defined(CONFIG_START_IDE)
596 if (board_start_ide())
597 ide_init();
598#else
599 ide_init();
600#endif
601 return 0;
602}
603#endif
604
c5404b64 605#if defined(CONFIG_PRAM)
6f6430d7
SG
606/*
607 * Export available size of memory for Linux, taking into account the
608 * protected RAM at top of memory
609 */
610int initr_mem(void)
611{
612 ulong pram = 0;
613 char memsz[32];
614
bfebc8c9 615 pram = env_get_ulong("pram", 10, CONFIG_PRAM);
92f84b67 616 sprintf(memsz, "%ldk", (long int)((gd->ram_size / 1024) - pram));
382bee57 617 env_set("mem", memsz);
c2240d4d
SG
618
619 return 0;
620}
621#endif
622
623#ifdef CONFIG_CMD_BEDBUG
624static int initr_bedbug(void)
625{
626 bedbug_init();
627
628 return 0;
629}
630#endif
631
6f6430d7
SG
632static int run_main_loop(void)
633{
a733b06b
SG
634#ifdef CONFIG_SANDBOX
635 sandbox_main_loop_init();
636#endif
6f6430d7
SG
637 /* main_loop() can return to retry autoboot, if so just run it again */
638 for (;;)
639 main_loop();
640 return 0;
641}
642
643/*
47870afa 644 * We hope to remove most of the driver-related init and do it if/when
6f6430d7 645 * the driver is later used.
c2240d4d
SG
646 *
647 * TODO: perhaps reset the watchdog in the initcall function after each call?
6f6430d7 648 */
4acff452 649static init_fnc_t init_sequence_r[] = {
71c52dba 650 initr_trace,
6f6430d7 651 initr_reloc,
c2240d4d 652 /* TODO: could x86/PPC have this also perhaps? */
6f6430d7
SG
653#ifdef CONFIG_ARM
654 initr_caches,
12eaf31c
YS
655 /* Note: For Freescale LS2 SoCs, new MMU table is created in DDR.
656 * A temporary mapping of IFC high region is since removed,
92f84b67 657 * so environmental variables in NOR flash is not available
12eaf31c
YS
658 * until board_init() is called below to remap IFC to high
659 * region.
660 */
9fb02491
SG
661#endif
662 initr_reloc_global_data,
fef3e25f
YS
663#if defined(CONFIG_SYS_INIT_RAM_LOCK) && defined(CONFIG_E500)
664 initr_unlock_ram_in_cache,
665#endif
9fb02491
SG
666 initr_barrier,
667 initr_malloc,
af1bc0cf 668 log_init,
5ac44a55 669 initr_bootstage, /* Needs malloc() but has its own timer */
9854a874 670 initr_console_record,
671fa63e
JK
671#ifdef CONFIG_SYS_NONCACHED_MEMORY
672 initr_noncached,
673#endif
9fb02491 674 bootstage_relocate,
3af86a4e
SG
675#ifdef CONFIG_OF_LIVE
676 initr_of_live,
677#endif
9fb02491
SG
678#ifdef CONFIG_DM
679 initr_dm,
680#endif
06985289
SR
681#if defined(CONFIG_WDT)
682 initr_watchdog,
683#endif
17585e2d
PD
684#if defined(CONFIG_ARM) || defined(CONFIG_NDS32) || defined(CONFIG_RISCV) || \
685 defined(CONFIG_SANDBOX)
6f6430d7 686 board_init, /* Setup chipselects */
c2240d4d
SG
687#endif
688 /*
689 * TODO: printing of the clock inforamtion of the board is now
690 * implemented as part of bdinfo command. Currently only support for
691 * davinci SOC's is added. Remove this check once all the board
692 * implement this.
693 */
694#ifdef CONFIG_CLOCKS
695 set_cpu_clk_info, /* Setup clock information */
5d00995c
AG
696#endif
697#ifdef CONFIG_EFI_LOADER
698 efi_memory_init,
6f6430d7 699#endif
9fb02491 700 stdio_init_tables,
6f6430d7
SG
701 initr_serial,
702 initr_announce,
c2240d4d 703 INIT_FUNC_WATCHDOG_RESET
61d7b1bb
AB
704#ifdef CONFIG_NEEDS_MANUAL_RELOC
705 initr_manual_reloc_cmdtable,
706#endif
4c2cb115 707#if defined(CONFIG_PPC) || defined(CONFIG_M68K) || defined(CONFIG_MIPS)
c2240d4d
SG
708 initr_trap,
709#endif
710#ifdef CONFIG_ADDR_MAP
711 initr_addr_map,
712#endif
713#if defined(CONFIG_BOARD_EARLY_INIT_R)
714 board_early_init_r,
715#endif
716 INIT_FUNC_WATCHDOG_RESET
6f6430d7
SG
717#ifdef CONFIG_POST
718 initr_post_backlog,
719#endif
c2240d4d 720 INIT_FUNC_WATCHDOG_RESET
c2240d4d
SG
721#if defined(CONFIG_PCI) && defined(CONFIG_SYS_EARLY_PCI_INIT)
722 /*
723 * Do early PCI configuration _before_ the flash gets initialised,
92f84b67 724 * because PCU resources are crucial for flash access on some boards.
c2240d4d
SG
725 */
726 initr_pci,
727#endif
6f6430d7
SG
728#ifdef CONFIG_ARCH_EARLY_INIT_R
729 arch_early_init_r,
730#endif
731 power_init_board,
e856bdcf 732#ifdef CONFIG_MTD_NOR_FLASH
6f6430d7 733 initr_flash,
c2240d4d
SG
734#endif
735 INIT_FUNC_WATCHDOG_RESET
936478e7 736#if defined(CONFIG_PPC) || defined(CONFIG_M68K) || defined(CONFIG_X86)
c2240d4d
SG
737 /* initialize higher level parts of CPU like time base and timers */
738 cpu_init_r,
be274b99 739#endif
6f6430d7
SG
740#ifdef CONFIG_CMD_NAND
741 initr_nand,
742#endif
743#ifdef CONFIG_CMD_ONENAND
744 initr_onenand,
745#endif
4aa2ba3a 746#ifdef CONFIG_MMC
6f6430d7 747 initr_mmc,
6f6430d7
SG
748#endif
749 initr_env,
c722f0b0
AB
750#ifdef CONFIG_SYS_BOOTPARAMS_LEN
751 initr_malloc_bootparams,
752#endif
c2240d4d
SG
753 INIT_FUNC_WATCHDOG_RESET
754 initr_secondary_cpu,
c2240d4d
SG
755#if defined(CONFIG_ID_EEPROM) || defined(CONFIG_SYS_I2C_MAC_OFFSET)
756 mac_read_from_eeprom,
757#endif
758 INIT_FUNC_WATCHDOG_RESET
759#if defined(CONFIG_PCI) && !defined(CONFIG_SYS_EARLY_PCI_INIT)
760 /*
761 * Do pci configuration
762 */
763 initr_pci,
764#endif
9fb02491 765 stdio_add_devices,
6f6430d7
SG
766 initr_jumptable,
767#ifdef CONFIG_API
768 initr_api,
769#endif
770 console_init_r, /* fully init console as a device */
771#ifdef CONFIG_DISPLAY_BOARDINFO_LATE
b0895384 772 console_announce_r,
0365ffcc 773 show_board_info,
6f6430d7
SG
774#endif
775#ifdef CONFIG_ARCH_MISC_INIT
776 arch_misc_init, /* miscellaneous arch-dependent init */
777#endif
778#ifdef CONFIG_MISC_INIT_R
779 misc_init_r, /* miscellaneous platform-dependent init */
c2240d4d
SG
780#endif
781 INIT_FUNC_WATCHDOG_RESET
782#ifdef CONFIG_CMD_KGDB
783 initr_kgdb,
6f6430d7
SG
784#endif
785 interrupt_init,
daab59ac 786#ifdef CONFIG_ARM
6f6430d7 787 initr_enable_interrupts,
c2240d4d 788#endif
daab59ac 789#if defined(CONFIG_MICROBLAZE) || defined(CONFIG_M68K)
be274b99
SG
790 timer_init, /* initialize timer */
791#endif
2d8d190c 792#if defined(CONFIG_LED_STATUS)
c2240d4d
SG
793 initr_status_led,
794#endif
795 /* PPC has a udelay(20) here dating from 2002. Why? */
6f6430d7
SG
796#ifdef CONFIG_CMD_NET
797 initr_ethaddr,
798#endif
799#ifdef CONFIG_BOARD_LATE_INIT
800 board_late_init,
801#endif
e8a016b5 802#if defined(CONFIG_SCSI) && !defined(CONFIG_DM_SCSI)
c2240d4d
SG
803 INIT_FUNC_WATCHDOG_RESET
804 initr_scsi,
805#endif
6f6430d7
SG
806#ifdef CONFIG_BITBANGMII
807 initr_bbmii,
808#endif
809#ifdef CONFIG_CMD_NET
c2240d4d 810 INIT_FUNC_WATCHDOG_RESET
6f6430d7
SG
811 initr_net,
812#endif
813#ifdef CONFIG_POST
814 initr_post,
c2240d4d 815#endif
fc843a02 816#if defined(CONFIG_CMD_PCMCIA) && !defined(CONFIG_IDE)
c2240d4d
SG
817 initr_pcmcia,
818#endif
ec15d5f6 819#if defined(CONFIG_IDE) && !defined(CONFIG_BLK)
c2240d4d
SG
820 initr_ide,
821#endif
822#ifdef CONFIG_LAST_STAGE_INIT
823 INIT_FUNC_WATCHDOG_RESET
824 /*
825 * Some parts can be only initialized if all others (like
826 * Interrupts) are up and running (i.e. the PC-style ISA
827 * keyboard).
828 */
829 last_stage_init,
830#endif
831#ifdef CONFIG_CMD_BEDBUG
832 INIT_FUNC_WATCHDOG_RESET
833 initr_bedbug,
834#endif
c5404b64 835#if defined(CONFIG_PRAM)
c2240d4d 836 initr_mem,
6f6430d7
SG
837#endif
838 run_main_loop,
839};
840
841void board_init_r(gd_t *new_gd, ulong dest_addr)
842{
fb92308b
SG
843 /*
844 * Set up the new global data pointer. So far only x86 does this
845 * here.
846 * TODO(sjg@chromium.org): Consider doing this for all archs, or
847 * dropping the new_gd parameter.
848 */
849#if CONFIG_IS_ENABLED(X86_64)
850 arch_setup_gd(new_gd);
851#endif
852
7395398a
AB
853#ifdef CONFIG_NEEDS_MANUAL_RELOC
854 int i;
855#endif
856
47a602ea 857#if !defined(CONFIG_X86) && !defined(CONFIG_ARM) && !defined(CONFIG_ARM64)
6f6430d7 858 gd = new_gd;
be274b99 859#endif
af1bc0cf 860 gd->flags &= ~GD_FLG_LOG_READY;
7395398a
AB
861
862#ifdef CONFIG_NEEDS_MANUAL_RELOC
863 for (i = 0; i < ARRAY_SIZE(init_sequence_r); i++)
864 init_sequence_r[i] += gd->reloc_off;
865#endif
866
6f6430d7
SG
867 if (initcall_run_list(init_sequence_r))
868 hang();
869
870 /* NOTREACHED - run_main_loop() does not return */
871 hang();
872}