]> git.ipfire.org Git - thirdparty/kernel/linux.git/commit
reset: rzg2l-usbphy-ctrl: Add support for RZ/G3S SoC
authorClaudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
Thu, 23 Oct 2025 13:58:08 +0000 (16:58 +0300)
committerPhilipp Zabel <p.zabel@pengutronix.de>
Tue, 18 Nov 2025 16:52:54 +0000 (17:52 +0100)
commit819ac6b055350c559dbb111f970a96e2c1c812ff
tree12c3efc822461b10af7a0e8c9c1bfe87cdb024d6
parent78f2d64e484753bfede6a0e9eab0ef35830c34fb
reset: rzg2l-usbphy-ctrl: Add support for RZ/G3S SoC

The Renesas RZ/G3S SoC USB PHY HW block receives as input the USB PWRRDY
signal from the system controller. Add support for the Renesas RZ/G3S SoC.

Tested-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de>
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
drivers/reset/reset-rzg2l-usbphy-ctrl.c