arm64: dts: renesas: r9a09g056: Add RSPI nodes

Add nodes for the RSPI IPs found in the Renesas RZ/V2N SoC.

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://patch.msgid.link/20251125224533.294235-4-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

diff --git a/arch/arm64/boot/dts/renesas/r9a09g056.dtsi b/arch/arm64/boot/dts/renesas/r9a09g056.dtsi
index 05413551cbb1feb99b650fe32c24bacc88a443a7..4d37d02138adc8586db5d4d4b9f0a4bfd245684b 100644 (file)
--- a/arch/arm64/boot/dts/renesas/r9a09g056.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a09g056.dtsi
@@ -664,6 +664,69 @@
                        status = "disabled";
                };
 
+               rspi0: spi@12800000 {
+                       compatible = "renesas,r9a09g056-rspi",  "renesas,r9a09g057-rspi";
+                       reg = <0x0 0x12800000 0x0 0x400>;
+                       interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 107 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 500 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 501 IRQ_TYPE_EDGE_RISING>;
+                       interrupt-names = "idle", "error", "end", "rx", "tx";
+                       clocks = <&cpg CPG_MOD 0x54>,
+                                <&cpg CPG_MOD 0x55>,
+                                <&cpg CPG_MOD 0x56>;
+                       clock-names = "pclk", "pclk_sfr", "tclk";
+                       resets = <&cpg 0x7b>, <&cpg 0x7c>;
+                       reset-names = "presetn", "tresetn";
+                       power-domains = <&cpg>;
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       status = "disabled";
+               };
+
+               rspi1: spi@12800400 {
+                       compatible = "renesas,r9a09g056-rspi",  "renesas,r9a09g057-rspi";
+                       reg = <0x0 0x12800400 0x0 0x400>;
+                       interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 110 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 502 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 503 IRQ_TYPE_EDGE_RISING>;
+                       interrupt-names = "idle", "error", "end", "rx", "tx";
+                       clocks = <&cpg CPG_MOD 0x57>,
+                                <&cpg CPG_MOD 0x58>,
+                                <&cpg CPG_MOD 0x59>;
+                       clock-names = "pclk", "pclk_sfr", "tclk";
+                       resets = <&cpg 0x7d>, <&cpg 0x7e>;
+                       reset-names = "presetn", "tresetn";
+                       power-domains = <&cpg>;
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       status = "disabled";
+               };
+
+               rspi2: spi@12800800 {
+                       compatible = "renesas,r9a09g056-rspi",  "renesas,r9a09g057-rspi";
+                       reg = <0x0 0x12800800 0x0 0x400>;
+                       interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 113 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 504 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 505 IRQ_TYPE_EDGE_RISING>;
+                       interrupt-names = "idle", "error", "end", "rx", "tx";
+                       clocks = <&cpg CPG_MOD 0x5a>,
+                                <&cpg CPG_MOD 0x5b>,
+                                <&cpg CPG_MOD 0x5c>;
+                       clock-names = "pclk", "pclk_sfr", "tclk";
+                       resets = <&cpg 0x7f>, <&cpg 0x80>;
+                       reset-names = "presetn", "tresetn";
+                       power-domains = <&cpg>;
+                       #address-cells = <1>;
+                       #size-cells = <0>;
+                       status = "disabled";
+               };
+
                i2c0: i2c@14400400 {
                        compatible = "renesas,riic-r9a09g056", "renesas,riic-r9a09g057";
                        reg = <0 0x14400400 0 0x400>;