clk: renesas: r9a08g045: Add clocks, resets and power domain support for the TSU IP

Add clocks, resets and power domains for the TSU IP available on the
Renesas RZ/G3S SoC.

Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/20250103163805.1775705-2-claudiu.beznea.uj@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

diff --git a/drivers/clk/renesas/r9a08g045-cpg.c b/drivers/clk/renesas/r9a08g045-cpg.c
index 0e7e3bf05b52d1ce6f4b626dba75456b088f4dd5..bc44e08e7eb9fb2d4ae407b122fe323124c14f91 100644 (file)
--- a/drivers/clk/renesas/r9a08g045-cpg.c
+++ b/drivers/clk/renesas/r9a08g045-cpg.c
@@ -241,6 +241,7 @@ static const struct rzg2l_mod_clk r9a08g045_mod_clks[] = {
        DEF_MOD("gpio_hclk",            R9A08G045_GPIO_HCLK, R9A08G045_OSCCLK, 0x598, 0),
        DEF_MOD("adc_adclk",            R9A08G045_ADC_ADCLK, R9A08G045_CLK_TSU, 0x5a8, 0),
        DEF_MOD("adc_pclk",             R9A08G045_ADC_PCLK, R9A08G045_CLK_TSU, 0x5a8, 1),
+       DEF_MOD("tsu_pclk",             R9A08G045_TSU_PCLK, R9A08G045_CLK_TSU, 0x5ac, 0),
        DEF_MOD("vbat_bclk",            R9A08G045_VBAT_BCLK, R9A08G045_OSCCLK, 0x614, 0),
 };
 
@@ -279,6 +280,7 @@ static const struct rzg2l_reset r9a08g045_resets[] = {
        DEF_RST(R9A08G045_GPIO_SPARE_RESETN, 0x898, 2),
        DEF_RST(R9A08G045_ADC_PRESETN, 0x8a8, 0),
        DEF_RST(R9A08G045_ADC_ADRST_N, 0x8a8, 1),
+       DEF_RST(R9A08G045_TSU_PRESETN, 0x8ac, 0),
        DEF_RST(R9A08G045_VBAT_BRESETN, 0x914, 0),
 };
 
@@ -353,6 +355,8 @@ static const struct rzg2l_cpg_pm_domain_init_data r9a08g045_pm_domains[] = {
                                DEF_REG_CONF(CPG_BUS_MCPU3_MSTOP, BIT(4)), 0),
        DEF_PD("adc",           R9A08G045_PD_ADC,
                                DEF_REG_CONF(CPG_BUS_MCPU2_MSTOP, BIT(14)), 0),
+       DEF_PD("tsu",           R9A08G045_PD_TSU,
+                               DEF_REG_CONF(CPG_BUS_MCPU2_MSTOP, BIT(15)), 0),
        DEF_PD("vbat",          R9A08G045_PD_VBAT,
                                DEF_REG_CONF(CPG_BUS_MCPU3_MSTOP, BIT(8)),
                                GENPD_FLAG_ALWAYS_ON),