]> git.ipfire.org Git - thirdparty/kernel/linux.git/commitdiff
projects / thirdparty / kernel / linux.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7de8732)
arm64: dts: renesas: r9a09g057: Add DMAC nodes
authorFabrizio Castro <fabrizio.castro.jz@renesas.com>
Wed, 23 Apr 2025 14:34:22 +0000 (15:34 +0100)
committerVinod Koul <vkoul@kernel.org>
Wed, 14 May 2025 14:30:41 +0000 (15:30 +0100)
Add nodes for the DMAC IPs found on the Renesas RZ/V2H(P) SoC.

Signed-off-by: Fabrizio Castro <fabrizio.castro.jz@renesas.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20250423143422.3747702-7-fabrizio.castro.jz@renesas.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
arch/arm64/boot/dts/renesas/r9a09g057.dtsi patch | blob | blame | history

diff --git a/arch/arm64/boot/dts/renesas/r9a09g057.dtsi b/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
index 0cd00bb05191c3efa945d13233899d950e7544f8..2689a3a6af850ecfd7e86ebf3085a9be5b1e472a 100644 (file)
--- a/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
+++ b/arch/arm64/boot/dts/renesas/r9a09g057.dtsi
@@ -280,6 +280,171 @@
                        resets = <&cpg 0x30>;
                };
 
+               dmac0: dma-controller@11400000 {
+                       compatible = "renesas,r9a09g057-dmac";
+                       reg = <0 0x11400000 0 0x10000>;
+                       interrupts = <GIC_SPI 499 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 89  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 90  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 91  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 92  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 93  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 94  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 95  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 96  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 97  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 98  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 99  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 100 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 101 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 103 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 104 IRQ_TYPE_EDGE_RISING>;
+                       interrupt-names = "error",
+                                         "ch0", "ch1", "ch2", "ch3",
+                                         "ch4", "ch5", "ch6", "ch7",
+                                         "ch8", "ch9", "ch10", "ch11",
+                                         "ch12", "ch13", "ch14", "ch15";
+                       clocks = <&cpg CPG_MOD 0x0>;
+                       power-domains = <&cpg>;
+                       resets = <&cpg 0x31>;
+                       #dma-cells = <1>;
+                       dma-channels = <16>;
+                       renesas,icu = <&icu 4>;
+               };
+
+               dmac1: dma-controller@14830000 {
+                       compatible = "renesas,r9a09g057-dmac";
+                       reg = <0 0x14830000 0 0x10000>;
+                       interrupts = <GIC_SPI 495 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 25  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 26  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 27  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 28  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 29  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 30  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 31  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 32  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 33  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 34  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 35  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 36  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 37  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 38  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 39  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 40  IRQ_TYPE_EDGE_RISING>;
+                       interrupt-names = "error",
+                                         "ch0", "ch1", "ch2", "ch3",
+                                         "ch4", "ch5", "ch6", "ch7",
+                                         "ch8", "ch9", "ch10", "ch11",
+                                         "ch12", "ch13", "ch14", "ch15";
+                       clocks = <&cpg CPG_MOD 0x1>;
+                       power-domains = <&cpg>;
+                       resets = <&cpg 0x32>;
+                       #dma-cells = <1>;
+                       dma-channels = <16>;
+                       renesas,icu = <&icu 0>;
+               };
+
+               dmac2: dma-controller@14840000 {
+                       compatible = "renesas,r9a09g057-dmac";
+                       reg = <0 0x14840000 0 0x10000>;
+                       interrupts = <GIC_SPI 496 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 41  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 42  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 43  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 44  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 45  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 46  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 47  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 48  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 49  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 50  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 51  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 52  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 53  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 54  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 55  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 56  IRQ_TYPE_EDGE_RISING>;
+                       interrupt-names = "error",
+                                         "ch0", "ch1", "ch2", "ch3",
+                                         "ch4", "ch5", "ch6", "ch7",
+                                         "ch8", "ch9", "ch10", "ch11",
+                                         "ch12", "ch13", "ch14", "ch15";
+                       clocks = <&cpg CPG_MOD 0x2>;
+                       power-domains = <&cpg>;
+                       resets = <&cpg 0x33>;
+                       #dma-cells = <1>;
+                       dma-channels = <16>;
+                       renesas,icu = <&icu 1>;
+               };
+
+               dmac3: dma-controller@12000000 {
+                       compatible = "renesas,r9a09g057-dmac";
+                       reg = <0 0x12000000 0 0x10000>;
+                       interrupts = <GIC_SPI 497 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 57  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 58  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 59  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 60  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 61  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 62  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 63  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 64  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 65  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 66  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 67  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 68  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 69  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 70  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 71  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 72  IRQ_TYPE_EDGE_RISING>;
+                       interrupt-names = "error",
+                                         "ch0", "ch1", "ch2", "ch3",
+                                         "ch4", "ch5", "ch6", "ch7",
+                                         "ch8", "ch9", "ch10", "ch11",
+                                         "ch12", "ch13", "ch14", "ch15";
+                       clocks = <&cpg CPG_MOD 0x3>;
+                       power-domains = <&cpg>;
+                       resets = <&cpg 0x34>;
+                       #dma-cells = <1>;
+                       dma-channels = <16>;
+                       renesas,icu = <&icu 2>;
+               };
+
+               dmac4: dma-controller@12010000 {
+                       compatible = "renesas,r9a09g057-dmac";
+                       reg = <0 0x12010000 0 0x10000>;
+                       interrupts = <GIC_SPI 498 IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 73  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 74  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 75  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 76  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 77  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 78  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 79  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 80  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 81  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 82  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 83  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 84  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 85  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 86  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 87  IRQ_TYPE_EDGE_RISING>,
+                                    <GIC_SPI 88  IRQ_TYPE_EDGE_RISING>;
+                       interrupt-names = "error",
+                                         "ch0", "ch1", "ch2", "ch3",
+                                         "ch4", "ch5", "ch6", "ch7",
+                                         "ch8", "ch9", "ch10", "ch11",
+                                         "ch12", "ch13", "ch14", "ch15";
+                       clocks = <&cpg CPG_MOD 0x4>;
+                       power-domains = <&cpg>;
+                       resets = <&cpg 0x35>;
+                       #dma-cells = <1>;
+                       dma-channels = <16>;
+                       renesas,icu = <&icu 3>;
+               };
+
                ostm0: timer@11800000 {
                        compatible = "renesas,r9a09g057-ostm", "renesas,ostm";
                        reg = <0x0 0x11800000 0x0 0x1000>;
A mirror of Linus' kernel repository