arm64: dts: qcom: sar2130p: add PCIe EP device nodes

On the Qualcomm AR2 Gen1 platform the second PCIe host can be used
either as an RC or as an EP device. Add device node for the PCIe EP.

Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Reviewed-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Link: https://lore.kernel.org/r/20250221-sar2130p-pci-v3-7-61a0fdfb75b4@linaro.org
Signed-off-by: Bjorn Andersson <andersson@kernel.org>

diff --git a/arch/arm64/boot/dts/qcom/sar2130p.dtsi b/arch/arm64/boot/dts/qcom/sar2130p.dtsi
index dd832e6816be85817fd1ecc853f8d4c800826bc4..b45e9e2ae0357bd0c7d719eaf4fc1faa1cf913f2 100644 (file)
--- a/arch/arm64/boot/dts/qcom/sar2130p.dtsi
+++ b/arch/arm64/boot/dts/qcom/sar2130p.dtsi
@@ -1474,6 +1474,67 @@
                        };
                };
 
+               pcie1_ep: pcie-ep@1c08000 {
+                       compatible = "qcom,sar2130p-pcie-ep";
+                       reg = <0x0 0x01c08000 0x0 0x3000>,
+                             <0x0 0x40000000 0x0 0xf1d>,
+                             <0x0 0x40000f20 0x0 0xa8>,
+                             <0x0 0x40001000 0x0 0x1000>,
+                             <0x0 0x40200000 0x0 0x1000000>,
+                             <0x0 0x01c0b000 0x0 0x1000>,
+                             <0x0 0x40002000 0x0 0x2000>;
+                       reg-names = "parf",
+                                   "dbi",
+                                   "elbi",
+                                   "atu",
+                                   "addr_space",
+                                   "mmio",
+                                   "dma";
+
+                       clocks = <&gcc GCC_PCIE_1_AUX_CLK>,
+                                <&gcc GCC_PCIE_1_CFG_AHB_CLK>,
+                                <&gcc GCC_PCIE_1_MSTR_AXI_CLK>,
+                                <&gcc GCC_PCIE_1_SLV_AXI_CLK>,
+                                <&gcc GCC_PCIE_1_SLV_Q2A_AXI_CLK>,
+                                <&gcc GCC_DDRSS_PCIE_SF_CLK>,
+                                <&gcc GCC_AGGRE_NOC_PCIE_1_AXI_CLK>,
+                                <&gcc GCC_CFG_NOC_PCIE_ANOC_AHB_CLK>,
+                                <&gcc GCC_QMIP_PCIE_AHB_CLK>;
+                       clock-names = "aux",
+                                     "cfg",
+                                     "bus_master",
+                                     "bus_slave",
+                                     "slave_q2a",
+                                     "ddrss_sf_tbu",
+                                     "aggre_noc_axi",
+                                     "cnoc_sf_axi",
+                                     "qmip_pcie_ahb";
+
+                       interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>,
+                                    <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>;
+                       interrupt-names = "global",
+                                         "doorbell",
+                                         "dma";
+
+                       interconnects = <&pcie_noc MASTER_PCIE_1 QCOM_ICC_TAG_ALWAYS
+                                        &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>,
+                                       <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY
+                                        &config_noc SLAVE_PCIE_1 QCOM_ICC_TAG_ACTIVE_ONLY>;
+                       interconnect-names = "pcie-mem",
+                                            "cpu-pcie";
+                       iommus = <&apps_smmu 0x1e00 0x1>;
+                       resets = <&gcc GCC_PCIE_1_BCR>;
+                       reset-names = "core";
+                       power-domains = <&gcc PCIE_1_GDSC>;
+                       phys = <&pcie1_phy>;
+                       phy-names = "pciephy";
+
+                       num-lanes = <2>;
+
+                       status = "disabled";
+               };
+
                pcie1_phy: phy@1c0e000 {
                        compatible = "qcom,sar2130p-qmp-gen3x2-pcie-phy";
                        reg = <0x0 0x01c0e000 0x0 0x2000>;