]> git.ipfire.org Git - thirdparty/kernel/linux.git/commitdiff
dt-bindings: clock: Add Qualcomm QCS615 Video clock controller
authorTaniya Das <quic_tdas@quicinc.com>
Wed, 2 Jul 2025 09:04:28 +0000 (14:34 +0530)
committerBjorn Andersson <andersson@kernel.org>
Thu, 17 Jul 2025 04:12:06 +0000 (23:12 -0500)
Add DT bindings for the Video clock on QCS615 platforms. Add the
relevant DT include definitions as well.

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Taniya Das <quic_tdas@quicinc.com>
Link: https://lore.kernel.org/r/20250702-qcs615-mm-v10-clock-controllers-v11-8-9c216e1615ab@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Documentation/devicetree/bindings/clock/qcom,qcs615-videocc.yaml [new file with mode: 0644]
include/dt-bindings/clock/qcom,qcs615-videocc.h [new file with mode: 0644]

diff --git a/Documentation/devicetree/bindings/clock/qcom,qcs615-videocc.yaml b/Documentation/devicetree/bindings/clock/qcom,qcs615-videocc.yaml
new file mode 100644 (file)
index 0000000..f51b69d
--- /dev/null
@@ -0,0 +1,47 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,qcs615-videocc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Video Clock & Reset Controller on QCS615
+
+maintainers:
+  - Taniya Das <quic_tdas@quicinc.com>
+
+description: |
+  Qualcomm video clock control module provides clocks, resets and power
+  domains on QCS615 Qualcomm SoCs.
+
+  See also: include/dt-bindings/clock/qcom,qcs615-videocc.h
+
+properties:
+  compatible:
+    const: qcom,qcs615-videocc
+
+  clocks:
+    items:
+      - description: Board XO source
+      - description: Sleep clock source
+
+allOf:
+  - $ref: qcom,gcc.yaml#
+
+unevaluatedProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/qcom,rpmh.h>
+    #include <dt-bindings/clock/qcom,qcs615-gcc.h>
+
+    clock-controller@ab00000 {
+      compatible = "qcom,qcs615-videocc";
+      reg = <0xab00000 0x10000>;
+      clocks = <&rpmhcc RPMH_CXO_CLK>,
+               <&sleep_clk>;
+
+      #clock-cells = <1>;
+      #reset-cells = <1>;
+      #power-domain-cells = <1>;
+    };
+...
diff --git a/include/dt-bindings/clock/qcom,qcs615-videocc.h b/include/dt-bindings/clock/qcom,qcs615-videocc.h
new file mode 100644 (file)
index 0000000..0ca3efb
--- /dev/null
@@ -0,0 +1,30 @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
+/*
+ * Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
+ */
+
+#ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_QCS615_H
+#define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_QCS615_H
+
+/* VIDEO_CC clocks */
+#define VIDEO_CC_SLEEP_CLK                                     0
+#define VIDEO_CC_SLEEP_CLK_SRC                                 1
+#define VIDEO_CC_VCODEC0_AXI_CLK                               2
+#define VIDEO_CC_VCODEC0_CORE_CLK                              3
+#define VIDEO_CC_VENUS_AHB_CLK                                 4
+#define VIDEO_CC_VENUS_CLK_SRC                                 5
+#define VIDEO_CC_VENUS_CTL_AXI_CLK                             6
+#define VIDEO_CC_VENUS_CTL_CORE_CLK                            7
+#define VIDEO_CC_XO_CLK                                                8
+#define VIDEO_PLL0                                             9
+
+/* VIDEO_CC power domains */
+#define VCODEC0_GDSC                                           0
+#define VENUS_GDSC                                             1
+
+/* VIDEO_CC resets */
+#define VIDEO_CC_INTERFACE_BCR                                 0
+#define VIDEO_CC_VCODEC0_BCR                                   1
+#define VIDEO_CC_VENUS_BCR                                     2
+
+#endif