clk: imx: fracn-gppll: Add 477.4MHz support

Add the 477.4MHz frequency support that can be used for display with
pixelclk of 68.2 MHz. The divider of 7 is important for LVDS output on
imx93. It is also usable for parallel output.

Reviewed-by: Peng Fan <peng.fan@nxp.com>
Signed-off-by: Alexander Stein <alexander.stein@ew.tq-group.com>
Link: https://patch.msgid.link/20260313070740.585043-3-alexander.stein@ew.tq-group.com
Signed-off-by: Abel Vesa <abel.vesa@oss.qualcomm.com>

diff --git a/drivers/clk/imx/clk-fracn-gppll.c b/drivers/clk/imx/clk-fracn-gppll.c
index fe6ee77ba1485a50a80bd8bf59964002012fc98d..4048c16c0578b8f51f92117bd3acdbb1e820074f 100644 (file)
--- a/drivers/clk/imx/clk-fracn-gppll.c
+++ b/drivers/clk/imx/clk-fracn-gppll.c
@@ -85,6 +85,7 @@ static const struct imx_fracn_gppll_rate_table fracn_tbl[] = {
        PLL_FRACN_GP(519750000U, 173, 25, 100, 1, 8),
        PLL_FRACN_GP(498000000U, 166, 0, 1, 0, 8),
        PLL_FRACN_GP(484000000U, 121, 0, 1, 0, 6),
+       PLL_FRACN_GP(477400000U, 119, 35, 100, 0, 6),
        PLL_FRACN_GP(445333333U, 167, 0, 1, 0, 9),
        PLL_FRACN_GP(400000000U, 200, 0, 1, 0, 12),
        PLL_FRACN_GP(393216000U, 163, 84, 100, 0, 10),