]> git.ipfire.org Git - thirdparty/u-boot.git/commitdiff
imx93_frdm: Add initial board support
authorFabio Estevam <festevam@gmail.com>
Thu, 24 Jul 2025 02:47:49 +0000 (23:47 -0300)
committerFabio Estevam <festevam@gmail.com>
Thu, 24 Jul 2025 11:01:03 +0000 (08:01 -0300)
Add the initial board support for the NXP i.MX93 FRDM board:

https://www.nxp.com/design/design-center/development-boards-and-designs/frdm-i-mx-93-development-board:FRDM-IMX93

Based on the NXP U-Boot code.

There were attempts to upstream the board devicetree, but it has not been
accepted upstream yet:

https://lore.kernel.org/linux-arm-kernel/20250526-fpg-nxp-imx93-frdm-v2-2-e5ad0efaec33@pengutronix.de/

Once it reaches upstream, we can switch to OF_UPSTREAM.

Signed-off-by: Fabio Estevam <festevam@gmail.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
18 files changed:
arch/arm/dts/Makefile
arch/arm/dts/imx93-11x11-frdm-u-boot.dtsi [new file with mode: 0644]
arch/arm/dts/imx93-11x11-frdm.dts [new file with mode: 0644]
arch/arm/include/asm/arch-imx9/ddr.h
arch/arm/mach-imx/imx9/Kconfig
board/freescale/imx93_frdm/Kconfig [new file with mode: 0644]
board/freescale/imx93_frdm/MAINTAINERS [new file with mode: 0644]
board/freescale/imx93_frdm/Makefile [new file with mode: 0644]
board/freescale/imx93_frdm/imx93_frdm.c [new file with mode: 0644]
board/freescale/imx93_frdm/imx93_frdm.env [new file with mode: 0644]
board/freescale/imx93_frdm/lpddr4_timing.h [new file with mode: 0644]
board/freescale/imx93_frdm/lpddr4x_1gb_timing.c [new file with mode: 0644]
board/freescale/imx93_frdm/lpddr4x_2gb_timing.c [new file with mode: 0644]
board/freescale/imx93_frdm/spl.c [new file with mode: 0644]
configs/imx93_frdm_defconfig [new file with mode: 0644]
doc/board/nxp/imx93_frdm.rst [new file with mode: 0644]
doc/board/nxp/index.rst
include/configs/imx93_frdm.h [new file with mode: 0644]

index b530ef039afa421addff789caec5f9ad6ca7861b..0dc7e190eb930f8a67097d14e42c9d1721722fcf 100644 (file)
@@ -917,6 +917,7 @@ dtb-$(CONFIG_ARCH_IMX8M) += \
        imx8mq-librem5-r4.dtb
 
 dtb-$(CONFIG_ARCH_IMX9) += \
+       imx93-11x11-frdm.dtb \
        imx93-var-som-symphony.dtb
 
 dtb-$(CONFIG_ARCH_IMXRT) += imxrt1020-evk.dtb \
diff --git a/arch/arm/dts/imx93-11x11-frdm-u-boot.dtsi b/arch/arm/dts/imx93-11x11-frdm-u-boot.dtsi
new file mode 100644 (file)
index 0000000..41111b1
--- /dev/null
@@ -0,0 +1,186 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2025 NXP
+ */
+
+#include "imx93-u-boot.dtsi"
+
+/ {
+       wdt-reboot {
+               compatible = "wdt-reboot";
+               wdt = <&wdog3>;
+               bootph-pre-ram;
+               bootph-some-ram;
+       };
+};
+
+&A55_0 {
+       clocks = <&clk IMX93_CLK_A55_SEL>;
+};
+
+&A55_1 {
+       clocks = <&clk IMX93_CLK_A55_SEL>;
+};
+
+&{/soc@0} {
+       bootph-all;
+       bootph-pre-ram;
+};
+
+&aips1 {
+       bootph-pre-ram;
+       bootph-all;
+};
+
+&aips2 {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&aips3 {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&iomuxc {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&reg_usdhc2_vmmc {
+       u-boot,off-on-delay-us = <20000>;
+       bootph-pre-ram;
+};
+
+&pinctrl_reg_usdhc2_vmmc {
+       bootph-pre-ram;
+};
+
+&pinctrl_uart1 {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&pinctrl_usdhc1 {
+       bootph-pre-ram;
+};
+
+&pinctrl_usdhc2_gpio {
+       bootph-pre-ram;
+};
+
+&pinctrl_usdhc2 {
+       bootph-pre-ram;
+};
+
+&gpio1 {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&gpio2 {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&gpio3 {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&gpio4 {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&lpuart1 {
+       bootph-pre-ram;
+       bootph-some-ram;
+};
+
+&usdhc1 {
+       bootph-pre-ram;
+};
+
+&usdhc2 {
+       bootph-pre-ram;
+       fsl,signal-voltage-switch-extra-delay-ms = <8>;
+};
+
+&lpi2c1 {
+       bootph-pre-ram;
+};
+
+&lpi2c2 {
+       bootph-pre-ram;
+};
+
+&lpi2c3 {
+       bootph-pre-ram;
+};
+
+&{/soc@0/bus@44000000/i2c@44350000/pmic@25} {
+       bootph-pre-ram;
+};
+
+&{/soc@0/bus@44000000/i2c@44350000/pmic@25/regulators} {
+       bootph-pre-ram;
+};
+
+&pinctrl_lpi2c2 {
+       bootph-pre-ram;
+};
+
+&pinctrl_lpi2c3 {
+       bootph-pre-ram;
+};
+
+&fec {
+       phy-reset-gpios = <&pcal6524 16 GPIO_ACTIVE_LOW>;
+       phy-reset-duration = <15>;
+       phy-reset-post-delay = <100>;
+};
+
+&ethphy1 {
+       reset-gpios = <&pcal6524 15 GPIO_ACTIVE_LOW>;
+       reset-assert-us = <15000>;
+       reset-deassert-us = <100000>;
+};
+
+&usbotg1 {
+       status = "okay";
+       extcon = <&ptn5110>;
+};
+
+&usbotg2 {
+       status = "okay";
+};
+
+&s4muap {
+       bootph-pre-ram;
+       bootph-some-ram;
+       status = "okay";
+};
+
+&clk {
+       bootph-all;
+       bootph-pre-ram;
+       /delete-property/ assigned-clocks;
+       /delete-property/ assigned-clock-rates;
+       /delete-property/ assigned-clock-parents;
+};
+
+&osc_32k {
+       bootph-all;
+       bootph-pre-ram;
+};
+
+&osc_24m {
+       bootph-all;
+       bootph-pre-ram;
+};
+
+&clk_ext1 {
+       bootph-all;
+       bootph-pre-ram;
+};
diff --git a/arch/arm/dts/imx93-11x11-frdm.dts b/arch/arm/dts/imx93-11x11-frdm.dts
new file mode 100644 (file)
index 0000000..993567e
--- /dev/null
@@ -0,0 +1,603 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "imx93.dtsi"
+
+/ {
+       compatible = "fsl,imx93-11x11-frdm", "fsl,imx93";
+       model = "NXP i.MX93 11X11 FRDM board";
+
+       aliases {
+               mmc0 = &usdhc1; /* EMMC */
+               mmc1 = &usdhc2; /* uSD */
+               rtc0 = &pcf2131;
+               serial0 = &lpuart1;
+       };
+
+       chosen {
+               stdout-path = &lpuart1;
+       };
+
+       reg_vref_1v8: regulator-adc-vref {
+               compatible = "regulator-fixed";
+               regulator-min-microvolt = <1800000>;
+               regulator-max-microvolt = <1800000>;
+               regulator-name = "vref_1v8";
+       };
+
+       reg_usdhc2_vmmc: regulator-usdhc2 {
+               compatible = "regulator-fixed";
+               off-on-delay-us = <12000>;
+               pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
+               pinctrl-names = "default";
+               regulator-min-microvolt = <3300000>;
+               regulator-max-microvolt = <3300000>;
+               regulator-name = "VSD_3V3";
+               gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
+               enable-active-high;
+       };
+
+       reg_usdhc3_vmmc: regulator-usdhc3 {
+               compatible = "regulator-fixed";
+               regulator-min-microvolt = <3300000>;
+               regulator-max-microvolt = <3300000>;
+               regulator-name = "WLAN_EN";
+               gpio = <&pcal6524 20 GPIO_ACTIVE_HIGH>;
+               enable-active-high;
+               /*
+                * IW612 wifi chip needs more delay than other wifi chips to complete
+                * the host interface initialization after power up, otherwise the
+                * internal state of IW612 may be unstable, resulting in the failure of
+                * the SDIO3.0 switch voltage.
+                */
+               startup-delay-us = <20000>;
+       };
+
+       reserved-memory {
+               ranges;
+               #address-cells = <2>;
+               #size-cells = <2>;
+
+               linux,cma {
+                       compatible = "shared-dma-pool";
+                       alloc-ranges = <0 0x80000000 0 0x30000000>;
+                       reusable;
+                       size = <0 0x10000000>;
+                       linux,cma-default;
+               };
+
+               rsc_table: rsc-table@2021e000 {
+                       reg = <0 0x2021e000 0 0x1000>;
+                       no-map;
+               };
+
+               vdev0vring0: vdev0vring0@a4000000 {
+                       reg = <0 0xa4000000 0 0x8000>;
+                       no-map;
+               };
+
+               vdev0vring1: vdev0vring1@a4008000 {
+                       reg = <0 0xa4008000 0 0x8000>;
+                       no-map;
+               };
+
+               vdev1vring0: vdev1vring0@a4010000 {
+                       reg = <0 0xa4010000 0 0x8000>;
+                       no-map;
+               };
+
+               vdev1vring1: vdev1vring1@a4018000 {
+                       reg = <0 0xa4018000 0 0x8000>;
+                       no-map;
+               };
+
+               vdevbuffer: vdevbuffer@a4020000 {
+                       compatible = "shared-dma-pool";
+                       reg = <0 0xa4020000 0 0x100000>;
+                       no-map;
+               };
+       };
+
+       usdhc3_pwrseq: usdhc3_pwrseq {
+               compatible = "mmc-pwrseq-simple";
+               reset-gpios = <&pcal6524 12 GPIO_ACTIVE_LOW>;
+       };
+};
+
+&adc1 {
+       vref-supply = <&reg_vref_1v8>;
+       status = "okay";
+};
+
+&eqos {
+       phy-handle = <&ethphy1>;
+       phy-mode = "rgmii-id";
+       pinctrl-0 = <&pinctrl_eqos>;
+       pinctrl-1 = <&pinctrl_eqos_sleep>;
+       pinctrl-names = "default", "sleep";
+       status = "okay";
+
+       mdio {
+               compatible = "snps,dwmac-mdio";
+               #address-cells = <1>;
+               #size-cells = <0>;
+               clock-frequency = <5000000>;
+
+               ethphy1: ethernet-phy@1 {
+                       reg = <1>;
+                       reset-assert-us = <10000>;
+                       reset-deassert-us = <80000>;
+                       reset-gpios = <&pcal6524 15 GPIO_ACTIVE_LOW>;
+               };
+       };
+};
+
+&fec {
+       phy-handle = <&ethphy2>;
+       phy-mode = "rgmii-id";
+       pinctrl-0 = <&pinctrl_fec>;
+       pinctrl-1 = <&pinctrl_fec_sleep>;
+       pinctrl-names = "default", "sleep";
+       fsl,magic-packet;
+       status = "okay";
+
+       mdio {
+               #address-cells = <1>;
+               #size-cells = <0>;
+               clock-frequency = <5000000>;
+
+               ethphy2: ethernet-phy@2 {
+                       reg = <2>;
+                       eee-broken-1000t;
+                       reset-assert-us = <10000>;
+                       reset-deassert-us = <80000>;
+                       reset-gpios = <&pcal6524 16 GPIO_ACTIVE_LOW>;
+               };
+       };
+};
+
+&lpi2c2 {
+       clock-frequency = <400000>;
+       pinctrl-0 = <&pinctrl_lpi2c2>;
+       pinctrl-names = "default";
+       status = "okay";
+
+       pcal6524: gpio@22 {
+               compatible = "nxp,pcal6524";
+               reg = <0x22>;
+               #interrupt-cells = <2>;
+               interrupt-controller;
+               interrupt-parent = <&gpio3>;
+               interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
+               #gpio-cells = <2>;
+               gpio-controller;
+               pinctrl-0 = <&pinctrl_pcal6524>;
+               pinctrl-names = "default";
+       };
+
+       pmic@25 {
+               compatible = "nxp,pca9451a";
+               reg = <0x25>;
+               interrupt-parent = <&pcal6524>;
+               interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
+
+               regulators {
+
+                       buck1: BUCK1 {
+                               regulator-name = "BUCK1";
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <650000>;
+                               regulator-max-microvolt = <2237500>;
+                               regulator-ramp-delay = <3125>;
+                       };
+
+                       buck2: BUCK2 {
+                               regulator-name = "BUCK2";
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <600000>;
+                               regulator-max-microvolt = <2187500>;
+                               regulator-ramp-delay = <3125>;
+                       };
+
+                       buck4: BUCK4 {
+                               regulator-name = "BUCK4";
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <600000>;
+                               regulator-max-microvolt = <3400000>;
+                       };
+
+                       buck5: BUCK5 {
+                               regulator-name = "BUCK5";
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <600000>;
+                               regulator-max-microvolt = <3400000>;
+                       };
+
+                       buck6: BUCK6 {
+                               regulator-name = "BUCK6";
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <600000>;
+                               regulator-max-microvolt = <3400000>;
+                       };
+
+                       ldo1: LDO1 {
+                               regulator-name = "LDO1";
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <1600000>;
+                               regulator-max-microvolt = <3300000>;
+                       };
+
+                       ldo4: LDO4 {
+                               regulator-name = "LDO4";
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <800000>;
+                               regulator-max-microvolt = <3300000>;
+                       };
+
+                       ldo5: LDO5 {
+                               regulator-name = "LDO5";
+                               regulator-always-on;
+                               regulator-boot-on;
+                               regulator-min-microvolt = <1800000>;
+                               regulator-max-microvolt = <3300000>;
+                       };
+               };
+       };
+
+       eeprom: eeprom@50 {
+               compatible = "atmel,24c256";
+               reg = <0x50>;
+               pagesize = <64>;
+       };
+};
+
+&lpi2c3 {
+       #address-cells = <1>;
+       #size-cells = <0>;
+       clock-frequency = <400000>;
+       pinctrl-0 = <&pinctrl_lpi2c3>;
+       pinctrl-names = "default";
+       status = "okay";
+
+       ptn5110: tcpc@50 {
+               compatible = "nxp,ptn5110", "tcpci";
+               reg = <0x50>;
+               interrupt-parent = <&gpio3>;
+               interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
+
+               typec1_con: connector {
+                       compatible = "usb-c-connector";
+                       data-role = "dual";
+                       label = "USB-C";
+                       op-sink-microwatt = <15000000>;
+                       power-role = "dual";
+                       self-powered;
+                       sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)
+                                    PDO_VAR(5000, 20000, 3000)>;
+                       source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;
+                       try-power-role = "sink";
+
+                       ports {
+                               #address-cells = <1>;
+                               #size-cells = <0>;
+
+                               port@0 {
+                                       reg = <0>;
+
+                                       typec1_dr_sw: endpoint {
+                                               remote-endpoint = <&usb1_drd_sw>;
+                                       };
+                               };
+                       };
+               };
+       };
+
+       pcf2131: rtc@53 {
+               compatible = "nxp,pcf2131";
+               reg = <0x53>;
+               interrupt-parent = <&pcal6524>;
+               interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
+       };
+};
+
+&lpuart1 { /* console */
+       pinctrl-0 = <&pinctrl_uart1>;
+       pinctrl-names = "default";
+       status = "okay";
+};
+
+&usbotg1 {
+       adp-disable;
+       disable-over-current;
+       dr_mode = "otg";
+       hnp-disable;
+       srp-disable;
+       usb-role-switch;
+       samsung,picophy-dc-vol-level-adjust = <7>;
+       samsung,picophy-pre-emp-curr-control = <3>;
+       status = "okay";
+
+       port {
+
+               usb1_drd_sw: endpoint {
+                       remote-endpoint = <&typec1_dr_sw>;
+               };
+       };
+};
+
+&usbotg2 {
+       disable-over-current;
+       dr_mode = "host";
+       samsung,picophy-dc-vol-level-adjust = <7>;
+       samsung,picophy-pre-emp-curr-control = <3>;
+       status = "okay";
+};
+
+&usdhc1 {
+       bus-width = <8>;
+       non-removable;
+       pinctrl-0 = <&pinctrl_usdhc1>;
+       pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
+       pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
+       pinctrl-names = "default", "state_100mhz", "state_200mhz";
+       status = "okay";
+};
+
+&usdhc2 {
+       bus-width = <4>;
+       cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
+       no-mmc;
+       no-sdio;
+       pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+       pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+       pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+       pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_gpio_sleep>;
+       pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
+       vmmc-supply = <&reg_usdhc2_vmmc>;
+       status = "okay";
+};
+
+&wdog3 {
+       status = "okay";
+};
+
+&iomuxc {
+
+       pinctrl_eqos: eqosgrp {
+               fsl,pins = <
+                       MX93_PAD_ENET1_MDC__ENET_QOS_MDC                        0x57e
+                       MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO                      0x57e
+                       MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0                  0x57e
+                       MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1                  0x57e
+                       MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2                  0x57e
+                       MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3                  0x57e
+                       MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK  0x58e
+                       MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL            0x57e
+                       MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0                  0x57e
+                       MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1                  0x57e
+                       MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2                  0x57e
+                       MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3                  0x57e
+                       MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK  0x58e
+                       MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL            0x57e
+               >;
+       };
+
+       pinctrl_eqos_sleep: eqossleepgrp {
+               fsl,pins = <
+                       MX93_PAD_ENET1_MDC__GPIO4_IO00                          0x31e
+                       MX93_PAD_ENET1_MDIO__GPIO4_IO01                         0x31e
+                       MX93_PAD_ENET1_RD0__GPIO4_IO10                          0x31e
+                       MX93_PAD_ENET1_RD1__GPIO4_IO11                          0x31e
+                       MX93_PAD_ENET1_RD2__GPIO4_IO12                          0x31e
+                       MX93_PAD_ENET1_RD3__GPIO4_IO13                          0x31e
+                       MX93_PAD_ENET1_RXC__GPIO4_IO09                          0x31e
+                       MX93_PAD_ENET1_RX_CTL__GPIO4_IO08                       0x31e
+                       MX93_PAD_ENET1_TD0__GPIO4_IO05                          0x31e
+                       MX93_PAD_ENET1_TD1__GPIO4_IO04                          0x31e
+                       MX93_PAD_ENET1_TD2__GPIO4_IO03                          0x31e
+                       MX93_PAD_ENET1_TD3__GPIO4_IO02                          0x31e
+                       MX93_PAD_ENET1_TXC__GPIO4_IO07                          0x31e
+                       MX93_PAD_ENET1_TX_CTL__GPIO4_IO06                       0x31e
+               >;
+       };
+
+       pinctrl_fec: fecgrp {
+               fsl,pins = <
+                       MX93_PAD_ENET2_MDC__ENET1_MDC                   0x57e
+                       MX93_PAD_ENET2_MDIO__ENET1_MDIO                 0x57e
+                       MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0             0x57e
+                       MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1             0x57e
+                       MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2             0x57e
+                       MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3             0x57e
+                       MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC             0x58e
+                       MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL       0x57e
+                       MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0             0x57e
+                       MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1             0x57e
+                       MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2             0x57e
+                       MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3             0x57e
+                       MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC             0x58e
+                       MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL       0x57e
+               >;
+       };
+
+       pinctrl_fec_sleep: fecsleepgrp {
+               fsl,pins = <
+                       MX93_PAD_ENET2_MDC__GPIO4_IO14                  0x51e
+                       MX93_PAD_ENET2_MDIO__GPIO4_IO15                 0x51e
+                       MX93_PAD_ENET2_RD0__GPIO4_IO24                  0x51e
+                       MX93_PAD_ENET2_RD1__GPIO4_IO25                  0x51e
+                       MX93_PAD_ENET2_RD2__GPIO4_IO26                  0x51e
+                       MX93_PAD_ENET2_RD3__GPIO4_IO27                  0x51e
+                       MX93_PAD_ENET2_RXC__GPIO4_IO23                  0x51e
+                       MX93_PAD_ENET2_RX_CTL__GPIO4_IO22               0x51e
+                       MX93_PAD_ENET2_TD0__GPIO4_IO19                  0x51e
+                       MX93_PAD_ENET2_TD1__GPIO4_IO18                  0x51e
+                       MX93_PAD_ENET2_TD2__GPIO4_IO17                  0x51e
+                       MX93_PAD_ENET2_TD3__GPIO4_IO16                  0x51e
+                       MX93_PAD_ENET2_TXC__GPIO4_IO21                  0x51e
+                       MX93_PAD_ENET2_TX_CTL__GPIO4_IO20               0x51e
+               >;
+       };
+
+       pinctrl_flexcan2: flexcan2grp {
+               fsl,pins = <
+                       MX93_PAD_GPIO_IO25__CAN2_TX     0x139e
+                       MX93_PAD_GPIO_IO27__CAN2_RX     0x139e
+               >;
+       };
+
+       pinctrl_lpi2c2: lpi2c2grp {
+               fsl,pins = <
+                       MX93_PAD_I2C2_SCL__LPI2C2_SCL                   0x40000b9e
+                       MX93_PAD_I2C2_SDA__LPI2C2_SDA                   0x40000b9e
+               >;
+       };
+
+       pinctrl_lpi2c3: lpi2c3grp {
+               fsl,pins = <
+                       MX93_PAD_GPIO_IO28__LPI2C3_SDA                  0x40000b9e
+                       MX93_PAD_GPIO_IO29__LPI2C3_SCL                  0x40000b9e
+               >;
+       };
+
+       pinctrl_pcal6524: pcal6524grp {
+               fsl,pins = <
+                       MX93_PAD_CCM_CLKO2__GPIO3_IO27                  0x31e
+               >;
+       };
+
+       pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
+               fsl,pins = <
+                       MX93_PAD_SD2_RESET_B__GPIO3_IO07        0x31e
+               >;
+       };
+
+       pinctrl_uart1: uart1grp {
+               fsl,pins = <
+                       MX93_PAD_UART1_RXD__LPUART1_RX                  0x31e
+                       MX93_PAD_UART1_TXD__LPUART1_TX                  0x31e
+               >;
+       };
+
+       /* need to config the SION for data and cmd pad, refer to ERR052021 */
+       pinctrl_usdhc1: usdhc1grp {
+               fsl,pins = <
+                       MX93_PAD_SD1_CLK__USDHC1_CLK            0x1582
+                       MX93_PAD_SD1_CMD__USDHC1_CMD            0x40001382
+                       MX93_PAD_SD1_DATA0__USDHC1_DATA0        0x40001382
+                       MX93_PAD_SD1_DATA1__USDHC1_DATA1        0x40001382
+                       MX93_PAD_SD1_DATA2__USDHC1_DATA2        0x40001382
+                       MX93_PAD_SD1_DATA3__USDHC1_DATA3        0x40001382
+                       MX93_PAD_SD1_DATA4__USDHC1_DATA4        0x40001382
+                       MX93_PAD_SD1_DATA5__USDHC1_DATA5        0x40001382
+                       MX93_PAD_SD1_DATA6__USDHC1_DATA6        0x40001382
+                       MX93_PAD_SD1_DATA7__USDHC1_DATA7        0x40001382
+                       MX93_PAD_SD1_STROBE__USDHC1_STROBE      0x1582
+               >;
+       };
+
+       /* need to config the SION for data and cmd pad, refer to ERR052021 */
+       pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
+               fsl,pins = <
+                       MX93_PAD_SD1_CLK__USDHC1_CLK            0x158e
+                       MX93_PAD_SD1_CMD__USDHC1_CMD            0x4000138e
+                       MX93_PAD_SD1_DATA0__USDHC1_DATA0        0x4000138e
+                       MX93_PAD_SD1_DATA1__USDHC1_DATA1        0x4000138e
+                       MX93_PAD_SD1_DATA2__USDHC1_DATA2        0x4000138e
+                       MX93_PAD_SD1_DATA3__USDHC1_DATA3        0x4000138e
+                       MX93_PAD_SD1_DATA4__USDHC1_DATA4        0x4000138e
+                       MX93_PAD_SD1_DATA5__USDHC1_DATA5        0x4000138e
+                       MX93_PAD_SD1_DATA6__USDHC1_DATA6        0x4000138e
+                       MX93_PAD_SD1_DATA7__USDHC1_DATA7        0x4000138e
+                       MX93_PAD_SD1_STROBE__USDHC1_STROBE      0x158e
+               >;
+       };
+
+       /* need to config the SION for data and cmd pad, refer to ERR052021 */
+       pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
+               fsl,pins = <
+                       MX93_PAD_SD1_CLK__USDHC1_CLK            0x15fe
+                       MX93_PAD_SD1_CMD__USDHC1_CMD            0x400013fe
+                       MX93_PAD_SD1_DATA0__USDHC1_DATA0        0x400013fe
+                       MX93_PAD_SD1_DATA1__USDHC1_DATA1        0x400013fe
+                       MX93_PAD_SD1_DATA2__USDHC1_DATA2        0x400013fe
+                       MX93_PAD_SD1_DATA3__USDHC1_DATA3        0x400013fe
+                       MX93_PAD_SD1_DATA4__USDHC1_DATA4        0x400013fe
+                       MX93_PAD_SD1_DATA5__USDHC1_DATA5        0x400013fe
+                       MX93_PAD_SD1_DATA6__USDHC1_DATA6        0x400013fe
+                       MX93_PAD_SD1_DATA7__USDHC1_DATA7        0x400013fe
+                       MX93_PAD_SD1_STROBE__USDHC1_STROBE      0x15fe
+               >;
+       };
+
+       pinctrl_usdhc2_gpio: usdhc2gpiogrp {
+               fsl,pins = <
+                       MX93_PAD_SD2_CD_B__GPIO3_IO00           0x31e
+               >;
+       };
+
+       pinctrl_usdhc2_gpio_sleep: usdhc2gpiosleepgrp {
+               fsl,pins = <
+                       MX93_PAD_SD2_CD_B__GPIO3_IO00           0x51e
+               >;
+       };
+
+       /* need to config the SION for data and cmd pad, refer to ERR052021 */
+       pinctrl_usdhc2: usdhc2grp {
+               fsl,pins = <
+                       MX93_PAD_SD2_CLK__USDHC2_CLK            0x1582
+                       MX93_PAD_SD2_CMD__USDHC2_CMD            0x40001382
+                       MX93_PAD_SD2_DATA0__USDHC2_DATA0        0x40001382
+                       MX93_PAD_SD2_DATA1__USDHC2_DATA1        0x40001382
+                       MX93_PAD_SD2_DATA2__USDHC2_DATA2        0x40001382
+                       MX93_PAD_SD2_DATA3__USDHC2_DATA3        0x40001382
+                       MX93_PAD_SD2_VSELECT__USDHC2_VSELECT    0x51e
+               >;
+       };
+
+       /* need to config the SION for data and cmd pad, refer to ERR052021 */
+       pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
+               fsl,pins = <
+                       MX93_PAD_SD2_CLK__USDHC2_CLK            0x158e
+                       MX93_PAD_SD2_CMD__USDHC2_CMD            0x4000138e
+                       MX93_PAD_SD2_DATA0__USDHC2_DATA0        0x4000138e
+                       MX93_PAD_SD2_DATA1__USDHC2_DATA1        0x4000138e
+                       MX93_PAD_SD2_DATA2__USDHC2_DATA2        0x4000138e
+                       MX93_PAD_SD2_DATA3__USDHC2_DATA3        0x4000138e
+                       MX93_PAD_SD2_VSELECT__USDHC2_VSELECT    0x51e
+               >;
+       };
+
+       /* need to config the SION for data and cmd pad, refer to ERR052021 */
+       pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
+               fsl,pins = <
+                       MX93_PAD_SD2_CLK__USDHC2_CLK            0x15fe
+                       MX93_PAD_SD2_CMD__USDHC2_CMD            0x400013fe
+                       MX93_PAD_SD2_DATA0__USDHC2_DATA0        0x400013fe
+                       MX93_PAD_SD2_DATA1__USDHC2_DATA1        0x400013fe
+                       MX93_PAD_SD2_DATA2__USDHC2_DATA2        0x400013fe
+                       MX93_PAD_SD2_DATA3__USDHC2_DATA3        0x400013fe
+                       MX93_PAD_SD2_VSELECT__USDHC2_VSELECT    0x51e
+               >;
+       };
+
+       pinctrl_usdhc2_sleep: usdhc2-sleepgrp {
+               fsl,pins = <
+                       MX93_PAD_SD2_CLK__GPIO3_IO01            0x51e
+                       MX93_PAD_SD2_CMD__GPIO3_IO02            0x51e
+                       MX93_PAD_SD2_DATA0__GPIO3_IO03          0x51e
+                       MX93_PAD_SD2_DATA1__GPIO3_IO04          0x51e
+                       MX93_PAD_SD2_DATA2__GPIO3_IO05          0x51e
+                       MX93_PAD_SD2_DATA3__GPIO3_IO06          0x51e
+                       MX93_PAD_SD2_VSELECT__GPIO3_IO19        0x51e
+               >;
+       };
+};
index 0dd2d62b9ef17c8ed03a5f324198c47f84a4d08c..a8e3f7354c7b3557b14e6f81c93d7c719171aa4d 100644 (file)
@@ -118,6 +118,7 @@ void ddrphy_init_set_dfi_clk(unsigned int drate);
 void ddrphy_init_read_msg_block(enum fw_type type);
 
 void get_trained_CDD(unsigned int fsp);
+u32 lpddr4_mr_read(u32 mr_rank, u32 mr_addr);
 
 ulong ddrphy_addr_remap(u32 paddr_apb_from_ctlr);
 
index 95bd18235319323eefa2c42ffd3bc427aed7b610..4e0e194690b602fb8e0672eef52016d26f577bae 100644 (file)
@@ -66,6 +66,14 @@ config TARGET_IMX93_11X11_EVK
        imply BOOTSTD_FULL
        imply BOOTSTD_BOOTCOMMAND
 
+config TARGET_IMX93_FRDM
+       bool "imx93_frdm"
+       select OF_BOARD_FIXUP
+       select IMX93
+       select IMX9_LPDDR4X
+       imply BOOTSTD_FULL
+       imply BOOTSTD_BOOTCOMMAND
+
 config TARGET_IMX93_VAR_SOM
        bool "imx93_var_som"
        select IMX93
@@ -90,6 +98,7 @@ endchoice
 
 source "board/freescale/imx91_evk/Kconfig"
 source "board/freescale/imx93_evk/Kconfig"
+source "board/freescale/imx93_frdm/Kconfig"
 source "board/freescale/imx93_qsb/Kconfig"
 source "board/phytec/phycore_imx93/Kconfig"
 source "board/variscite/imx93_var_som/Kconfig"
diff --git a/board/freescale/imx93_frdm/Kconfig b/board/freescale/imx93_frdm/Kconfig
new file mode 100644 (file)
index 0000000..5f5ac7f
--- /dev/null
@@ -0,0 +1,12 @@
+if TARGET_IMX93_FRDM
+
+config SYS_BOARD
+       default "imx93_frdm"
+
+config SYS_VENDOR
+       default "freescale"
+
+config SYS_CONFIG_NAME
+       default "imx93_frdm"
+
+endif
diff --git a/board/freescale/imx93_frdm/MAINTAINERS b/board/freescale/imx93_frdm/MAINTAINERS
new file mode 100644 (file)
index 0000000..59595bb
--- /dev/null
@@ -0,0 +1,6 @@
+i.MX93 FRDM BOARD
+M:     Fabio Estevam <festevam@gmail.com>
+S:     Maintained
+F:     board/freescale/imx93_frdm/
+F:     include/configs/imx93_frdm.h
+F:     configs/imx93_frdm_defconfig
diff --git a/board/freescale/imx93_frdm/Makefile b/board/freescale/imx93_frdm/Makefile
new file mode 100644 (file)
index 0000000..9612b1f
--- /dev/null
@@ -0,0 +1,11 @@
+#
+# Copyright 2025 NXP
+#
+# SPDX-License-Identifier:      GPL-2.0+
+#
+
+obj-y += imx93_frdm.o
+
+ifdef CONFIG_XPL_BUILD
+obj-y += spl.o lpddr4x_1gb_timing.o lpddr4x_2gb_timing.o
+endif
diff --git a/board/freescale/imx93_frdm/imx93_frdm.c b/board/freescale/imx93_frdm/imx93_frdm.c
new file mode 100644 (file)
index 0000000..c74fd85
--- /dev/null
@@ -0,0 +1,59 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2025 NXP
+ */
+
+#include <env.h>
+#include <efi_loader.h>
+#include <init.h>
+#include <asm/global_data.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/arch-imx9/imx93_pins.h>
+#include <asm/arch/clock.h>
+#include <dm/device.h>
+#include <dm/uclass.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#if IS_ENABLED(CONFIG_EFI_HAVE_CAPSULE_SUPPORT)
+#define IMX_BOOT_IMAGE_GUID \
+       EFI_GUID(0xbc550d86, 0xda26, 0x4b70, 0xac, 0x05, \
+                0x2a, 0x44, 0x8e, 0xda, 0x6f, 0x21)
+
+struct efi_fw_image fw_images[] = {
+       {
+               .image_type_id = IMX_BOOT_IMAGE_GUID,
+               .fw_name = u"IMX93-11X11-FRDM-RAW",
+               .image_index = 1,
+       },
+};
+
+struct efi_capsule_update_info update_info = {
+       .dfu_string = "mmc 0=flash-bin raw 0 0x2000 mmcpart 1",
+       .num_images = ARRAY_SIZE(fw_images),
+       .images = fw_images,
+};
+#endif /* EFI_HAVE_CAPSULE_SUPPORT */
+
+int board_early_init_f(void)
+{
+       return 0;
+}
+
+int board_init(void)
+{
+       return 0;
+}
+
+int board_late_init(void)
+{
+       if (IS_ENABLED(CONFIG_ENV_IS_IN_MMC) || IS_ENABLED(CONFIG_ENV_IS_IN_NOWHERE))
+               board_late_mmc_env_init();
+
+       if (IS_ENABLED(CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG)) {
+               env_set("board_name", "11X11_FRDM");
+               env_set("board_rev", "iMX93");
+       }
+
+       return 0;
+}
diff --git a/board/freescale/imx93_frdm/imx93_frdm.env b/board/freescale/imx93_frdm/imx93_frdm.env
new file mode 100644 (file)
index 0000000..528a953
--- /dev/null
@@ -0,0 +1,31 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
+
+boot_targets=mmc0 mmc1
+boot_fit=no
+bootm_size=0x10000000
+cntr_addr=0x98000000
+cntr_file=os_cntr_signed.bin
+console=ttyLP0,115200
+fdt_addr_r=0x83000000
+fdt_addr=0x83000000
+fdtfile=CONFIG_DEFAULT_FDT_FILE
+image=Image
+mmcdev=1
+mmcpart=1
+mmcroot=/dev/mmcblk${mmcdev}p2 rootwait rw
+mmcautodetect=yes
+mmcargs=setenv bootargs console=${console} root=${mmcroot}
+kernel_addr_r=CONFIG_SYS_LOAD_ADDR
+loadimage=load mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}
+loadfdt=load mmc ${mmcdev}:${mmcpart} ${fdt_addr_r} ${fdtfile}
+boot_os=booti ${loadaddr} - ${fdt_addr_r}
+
+bsp_bootcmd=
+       echo Running BSP bootcmd ...;
+       mmc dev ${mmcdev};
+       run mmcargs;
+       run loadimage;
+       run loadfdt;
+       run boot_os;
+
+scriptaddr=0x83500000
diff --git a/board/freescale/imx93_frdm/lpddr4_timing.h b/board/freescale/imx93_frdm/lpddr4_timing.h
new file mode 100644 (file)
index 0000000..192bc9e
--- /dev/null
@@ -0,0 +1,12 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2022 Marek Vasut <marex@denx.de>
+ */
+
+#ifndef __LPDDR4_TIMING_H__
+#define __LPDDR4_TIMING_H__
+
+extern struct dram_timing_info dram_timing_1GB;
+extern struct dram_timing_info dram_timing_2GB;
+
+#endif /* __LPDDR4_TIMING_H__ */
diff --git a/board/freescale/imx93_frdm/lpddr4x_1gb_timing.c b/board/freescale/imx93_frdm/lpddr4x_1gb_timing.c
new file mode 100644 (file)
index 0000000..1754920
--- /dev/null
@@ -0,0 +1,1996 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * Copyright 2025 NXP
+ *
+ * Code generated with DDR Tool v3.3.0_7.8-d1cdb7d3.
+ * DDR PHY FW2022.01
+ */
+
+#include <linux/kernel.h>
+#include <asm/arch/ddr.h>
+
+/* Initialize DDRC registers */
+static struct dram_cfg_param ddr_ddrc_cfg[] = {
+       {0x4e300110, 0x44100001},
+       {0x4e300000, 0x8000bf},
+       {0x4e300008, 0x0},
+       {0x4e300080, 0x80000412},
+       {0x4e300084, 0x0},
+       {0x4e300114, 0x1002},
+       {0x4e300260, 0x80},
+       {0x4e300f04, 0x80},
+       {0x4e300800, 0x43b30002},
+       {0x4e300804, 0x1f1f1f1f},
+       {0x4e301000, 0x0},
+       {0x4e301240, 0x0},
+       {0x4e301244, 0x0},
+       {0x4e301248, 0x0},
+       {0x4e30124c, 0x0},
+       {0x4e301250, 0x0},
+       {0x4e301254, 0x0},
+       {0x4e301258, 0x0},
+       {0x4e30125c, 0x0},
+};
+
+/* dram fsp cfg */
+static struct dram_fsp_cfg ddr_dram_fsp_cfg[] = {
+       {
+               {
+                       {0x4e300100, 0x24A0321B},
+                       {0x4e300104, 0xF8EE001B},
+                       {0x4e300108, 0x2F2E3233},
+                       {0x4e30010C, 0x0005C18B},
+                       {0x4e300124, 0x1C790000},
+                       {0x4e300160, 0x00009102},
+                       {0x4e30016C, 0x35F00000},
+                       {0x4e300170, 0x8B0B0608},
+                       {0x4e300250, 0x00000028},
+                       {0x4e300254, 0x00FE00FE},
+                       {0x4e300258, 0x00000008},
+                       {0x4e30025C, 0x00000400},
+                       {0x4e300300, 0x224F2213},
+                       {0x4e300304, 0x00FE2213},
+                       {0x4e300308, 0x0A380E3D},
+               },
+               {
+                       {0x01, 0xE4},
+                       {0x02, 0x36},
+                       {0x03, 0x32},
+                       {0x0b, 0x46},
+                       {0x0c, 0x11},
+                       {0x0e, 0x11},
+                       {0x16, 0x04},
+               },
+               0,
+       },
+       {
+               {
+                       {0x4e300100, 0x124F2100},
+                       {0x4e300104, 0xF877000E},
+                       {0x4e300108, 0x1816E4AA},
+                       {0x4e30010C, 0x005101E6},
+                       {0x4e300124, 0x0E3C0000},
+                       {0x4e300160, 0x00009101},
+                       {0x4e30016C, 0x30900000},
+                       {0x4e300170, 0x8A0A0508},
+                       {0x4e300250, 0x00000014},
+                       {0x4e300254, 0x007B007B},
+                       {0x4e300258, 0x00000008},
+                       {0x4e30025C, 0x00000400},
+               },
+               {
+                       {0x01, 0xB4},
+                       {0x02, 0x1B},
+                       {0x03, 0x32},
+                       {0x0b, 0x46},
+                       {0x0c, 0x11},
+                       {0x0e, 0x11},
+                       {0x16, 0x04},
+               },
+               0,
+       },
+       {
+               {
+                       {0x4e300100, 0x00051000},
+                       {0x4e300104, 0xF855000A},
+                       {0x4e300108, 0x6E620A48},
+                       {0x4e30010C, 0x0031010D},
+                       {0x4e300124, 0x04C50000},
+                       {0x4e300160, 0x00009100},
+                       {0x4e30016C, 0x30000000},
+                       {0x4e300170, 0x89090408},
+                       {0x4e300250, 0x00000007},
+                       {0x4e300254, 0x00240024},
+                       {0x4e300258, 0x00000008},
+                       {0x4e30025C, 0x00000400},
+               },
+               {
+                       {0x01, 0x94},
+                       {0x02, 0x9},
+                       {0x03, 0x32},
+                       {0x0b, 0x46},
+                       {0x0c, 0x11},
+                       {0x0e, 0x11},
+                       {0x16, 0x04},
+               },
+               1,
+       },
+
+};
+
+/* PHY Initialize Configuration */
+static struct dram_cfg_param ddr_ddrphy_cfg[] = {
+       {0x100a0, 0x4},
+       {0x100a1, 0x5},
+       {0x100a2, 0x6},
+       {0x100a3, 0x7},
+       {0x100a4, 0x0},
+       {0x100a5, 0x1},
+       {0x100a6, 0x2},
+       {0x100a7, 0x3},
+       {0x110a0, 0x3},
+       {0x110a1, 0x2},
+       {0x110a2, 0x0},
+       {0x110a3, 0x1},
+       {0x110a4, 0x7},
+       {0x110a5, 0x6},
+       {0x110a6, 0x4},
+       {0x110a7, 0x5},
+       {0x1005f, 0x5ff},
+       {0x1015f, 0x5ff},
+       {0x1105f, 0x5ff},
+       {0x1115f, 0x5ff},
+       {0x11005f, 0x5ff},
+       {0x11015f, 0x5ff},
+       {0x11105f, 0x5ff},
+       {0x11115f, 0x5ff},
+       {0x21005f, 0x5ff},
+       {0x21015f, 0x5ff},
+       {0x21105f, 0x5ff},
+       {0x21115f, 0x5ff},
+       {0x55, 0x1ff},
+       {0x1055, 0x1ff},
+       {0x2055, 0x1ff},
+       {0x200c5, 0x19},
+       {0x1200c5, 0xb},
+       {0x2200c5, 0x7},
+       {0x2002e, 0x2},
+       {0x12002e, 0x2},
+       {0x22002e, 0x2},
+       {0x90204, 0x0},
+       {0x190204, 0x0},
+       {0x290204, 0x0},
+       {0x20024, 0x1e3},
+       {0x2003a, 0x2},
+       {0x2007d, 0x212},
+       {0x2007c, 0x61},
+       {0x120024, 0x1e3},
+       {0x2003a, 0x2},
+       {0x12007d, 0x212},
+       {0x12007c, 0x61},
+       {0x220024, 0x1e3},
+       {0x2003a, 0x2},
+       {0x22007d, 0x212},
+       {0x22007c, 0x61},
+       {0x20056, 0x3},
+       {0x120056, 0x3},
+       {0x220056, 0x3},
+       {0x1004d, 0x600},
+       {0x1014d, 0x600},
+       {0x1104d, 0x600},
+       {0x1114d, 0x600},
+       {0x11004d, 0x600},
+       {0x11014d, 0x600},
+       {0x11104d, 0x600},
+       {0x11114d, 0x600},
+       {0x21004d, 0x600},
+       {0x21014d, 0x600},
+       {0x21104d, 0x600},
+       {0x21114d, 0x600},
+       {0x10049, 0xe00},
+       {0x10149, 0xe00},
+       {0x11049, 0xe00},
+       {0x11149, 0xe00},
+       {0x110049, 0xe00},
+       {0x110149, 0xe00},
+       {0x111049, 0xe00},
+       {0x111149, 0xe00},
+       {0x210049, 0xe00},
+       {0x210149, 0xe00},
+       {0x211049, 0xe00},
+       {0x211149, 0xe00},
+       {0x43, 0x60},
+       {0x1043, 0x60},
+       {0x2043, 0x60},
+       {0x20018, 0x1},
+       {0x20075, 0x4},
+       {0x20050, 0x0},
+       {0x2009b, 0x2},
+       {0x20008, 0x3a5},
+       {0x120008, 0x1d3},
+       {0x220008, 0x9c},
+       {0x20088, 0x9},
+       {0x200b2, 0x10c},
+       {0x10043, 0x5a1},
+       {0x10143, 0x5a1},
+       {0x11043, 0x5a1},
+       {0x11143, 0x5a1},
+       {0x1200b2, 0x10c},
+       {0x110043, 0x5a1},
+       {0x110143, 0x5a1},
+       {0x111043, 0x5a1},
+       {0x111143, 0x5a1},
+       {0x2200b2, 0x10c},
+       {0x210043, 0x5a1},
+       {0x210143, 0x5a1},
+       {0x211043, 0x5a1},
+       {0x211143, 0x5a1},
+       {0x200fa, 0x2},
+       {0x1200fa, 0x2},
+       {0x2200fa, 0x2},
+       {0x20019, 0x1},
+       {0x120019, 0x1},
+       {0x220019, 0x1},
+       {0x200f0, 0x600},
+       {0x200f1, 0x0},
+       {0x200f2, 0x4444},
+       {0x200f3, 0x8888},
+       {0x200f4, 0x5655},
+       {0x200f5, 0x0},
+       {0x200f6, 0x0},
+       {0x200f7, 0xf000},
+       {0x1004a, 0x500},
+       {0x1104a, 0x500},
+       {0x20025, 0x0},
+       {0x2002d, 0x0},
+       {0x12002d, 0x0},
+       {0x22002d, 0x0},
+       {0x2002c, 0x0},
+       {0x20021, 0x0},
+       {0x200c7, 0x21},
+       {0x1200c7, 0x21},
+       {0x200ca, 0x24},
+       {0x1200ca, 0x24},
+};
+
+/* PHY trained csr */
+static struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
+       {0x1005f, 0x0},
+       {0x1015f, 0x0},
+       {0x1105f, 0x0},
+       {0x1115f, 0x0},
+       {0x11005f, 0x0},
+       {0x11015f, 0x0},
+       {0x11105f, 0x0},
+       {0x11115f, 0x0},
+       {0x21005f, 0x0},
+       {0x21015f, 0x0},
+       {0x21105f, 0x0},
+       {0x21115f, 0x0},
+       {0x55, 0x0},
+       {0x1055, 0x0},
+       {0x2055, 0x0},
+       {0x200c5, 0x0},
+       {0x1200c5, 0x0},
+       {0x2200c5, 0x0},
+       {0x2002e, 0x0},
+       {0x12002e, 0x0},
+       {0x22002e, 0x0},
+       {0x90204, 0x0},
+       {0x190204, 0x0},
+       {0x290204, 0x0},
+       {0x20024, 0x0},
+       {0x2003a, 0x0},
+       {0x2007d, 0x0},
+       {0x2007c, 0x0},
+       {0x120024, 0x0},
+       {0x12007d, 0x0},
+       {0x12007c, 0x0},
+       {0x220024, 0x0},
+       {0x22007d, 0x0},
+       {0x22007c, 0x0},
+       {0x20056, 0x0},
+       {0x120056, 0x0},
+       {0x220056, 0x0},
+       {0x1004d, 0x0},
+       {0x1014d, 0x0},
+       {0x1104d, 0x0},
+       {0x1114d, 0x0},
+       {0x11004d, 0x0},
+       {0x11014d, 0x0},
+       {0x11104d, 0x0},
+       {0x11114d, 0x0},
+       {0x21004d, 0x0},
+       {0x21014d, 0x0},
+       {0x21104d, 0x0},
+       {0x21114d, 0x0},
+       {0x10049, 0x0},
+       {0x10149, 0x0},
+       {0x11049, 0x0},
+       {0x11149, 0x0},
+       {0x110049, 0x0},
+       {0x110149, 0x0},
+       {0x111049, 0x0},
+       {0x111149, 0x0},
+       {0x210049, 0x0},
+       {0x210149, 0x0},
+       {0x211049, 0x0},
+       {0x211149, 0x0},
+       {0x43, 0x0},
+       {0x1043, 0x0},
+       {0x2043, 0x0},
+       {0x20018, 0x0},
+       {0x20075, 0x0},
+       {0x20050, 0x0},
+       {0x2009b, 0x0},
+       {0x20008, 0x0},
+       {0x120008, 0x0},
+       {0x220008, 0x0},
+       {0x20088, 0x0},
+       {0x200b2, 0x0},
+       {0x10043, 0x0},
+       {0x10143, 0x0},
+       {0x11043, 0x0},
+       {0x11143, 0x0},
+       {0x1200b2, 0x0},
+       {0x110043, 0x0},
+       {0x110143, 0x0},
+       {0x111043, 0x0},
+       {0x111143, 0x0},
+       {0x2200b2, 0x0},
+       {0x210043, 0x0},
+       {0x210143, 0x0},
+       {0x211043, 0x0},
+       {0x211143, 0x0},
+       {0x200fa, 0x0},
+       {0x1200fa, 0x0},
+       {0x2200fa, 0x0},
+       {0x20019, 0x0},
+       {0x120019, 0x0},
+       {0x220019, 0x0},
+       {0x200f0, 0x0},
+       {0x200f1, 0x0},
+       {0x200f2, 0x0},
+       {0x200f3, 0x0},
+       {0x200f4, 0x0},
+       {0x200f5, 0x0},
+       {0x200f6, 0x0},
+       {0x200f7, 0x0},
+       {0x1004a, 0x0},
+       {0x1104a, 0x0},
+       {0x20025, 0x0},
+       {0x2002d, 0x0},
+       {0x12002d, 0x0},
+       {0x22002d, 0x0},
+       {0x2002c, 0x0},
+       {0xd0000, 0x0},
+       {0x90000, 0x0},
+       {0x90001, 0x0},
+       {0x90002, 0x0},
+       {0x90003, 0x0},
+       {0x90004, 0x0},
+       {0x90005, 0x0},
+       {0x90029, 0x0},
+       {0x9002a, 0x0},
+       {0x9002b, 0x0},
+       {0x9002c, 0x0},
+       {0x9002d, 0x0},
+       {0x9002e, 0x0},
+       {0x9002f, 0x0},
+       {0x90030, 0x0},
+       {0x90031, 0x0},
+       {0x90032, 0x0},
+       {0x90033, 0x0},
+       {0x90034, 0x0},
+       {0x90035, 0x0},
+       {0x90036, 0x0},
+       {0x90037, 0x0},
+       {0x90038, 0x0},
+       {0x90039, 0x0},
+       {0x9003a, 0x0},
+       {0x9003b, 0x0},
+       {0x9003c, 0x0},
+       {0x9003d, 0x0},
+       {0x9003e, 0x0},
+       {0x9003f, 0x0},
+       {0x90040, 0x0},
+       {0x90041, 0x0},
+       {0x90042, 0x0},
+       {0x90043, 0x0},
+       {0x90044, 0x0},
+       {0x90045, 0x0},
+       {0x90046, 0x0},
+       {0x90047, 0x0},
+       {0x90048, 0x0},
+       {0x90049, 0x0},
+       {0x9004a, 0x0},
+       {0x9004b, 0x0},
+       {0x9004c, 0x0},
+       {0x9004d, 0x0},
+       {0x9004e, 0x0},
+       {0x9004f, 0x0},
+       {0x90050, 0x0},
+       {0x90051, 0x0},
+       {0x90052, 0x0},
+       {0x90053, 0x0},
+       {0x90054, 0x0},
+       {0x90055, 0x0},
+       {0x90056, 0x0},
+       {0x90057, 0x0},
+       {0x90058, 0x0},
+       {0x90059, 0x0},
+       {0x9005a, 0x0},
+       {0x9005b, 0x0},
+       {0x9005c, 0x0},
+       {0x9005d, 0x0},
+       {0x9005e, 0x0},
+       {0x9005f, 0x0},
+       {0x90060, 0x0},
+       {0x90061, 0x0},
+       {0x90062, 0x0},
+       {0x90063, 0x0},
+       {0x90064, 0x0},
+       {0x90065, 0x0},
+       {0x90066, 0x0},
+       {0x90067, 0x0},
+       {0x90068, 0x0},
+       {0x90069, 0x0},
+       {0x9006a, 0x0},
+       {0x9006b, 0x0},
+       {0x9006c, 0x0},
+       {0x9006d, 0x0},
+       {0x9006e, 0x0},
+       {0x9006f, 0x0},
+       {0x90070, 0x0},
+       {0x90071, 0x0},
+       {0x90072, 0x0},
+       {0x90073, 0x0},
+       {0x90074, 0x0},
+       {0x90075, 0x0},
+       {0x90076, 0x0},
+       {0x90077, 0x0},
+       {0x90078, 0x0},
+       {0x90079, 0x0},
+       {0x9007a, 0x0},
+       {0x9007b, 0x0},
+       {0x9007c, 0x0},
+       {0x9007d, 0x0},
+       {0x9007e, 0x0},
+       {0x9007f, 0x0},
+       {0x90080, 0x0},
+       {0x90081, 0x0},
+       {0x90082, 0x0},
+       {0x90083, 0x0},
+       {0x90084, 0x0},
+       {0x90085, 0x0},
+       {0x90086, 0x0},
+       {0x90087, 0x0},
+       {0x90088, 0x0},
+       {0x90089, 0x0},
+       {0x9008a, 0x0},
+       {0x9008b, 0x0},
+       {0x9008c, 0x0},
+       {0x9008d, 0x0},
+       {0x9008e, 0x0},
+       {0x9008f, 0x0},
+       {0x90090, 0x0},
+       {0x90091, 0x0},
+       {0x90092, 0x0},
+       {0x90093, 0x0},
+       {0x90094, 0x0},
+       {0x90095, 0x0},
+       {0x90096, 0x0},
+       {0x90097, 0x0},
+       {0x90098, 0x0},
+       {0x90099, 0x0},
+       {0x9009a, 0x0},
+       {0x9009b, 0x0},
+       {0x9009c, 0x0},
+       {0x9009d, 0x0},
+       {0x9009e, 0x0},
+       {0x9009f, 0x0},
+       {0x900a0, 0x0},
+       {0x900a1, 0x0},
+       {0x900a2, 0x0},
+       {0x900a3, 0x0},
+       {0x900a4, 0x0},
+       {0x900a5, 0x0},
+       {0x900a6, 0x0},
+       {0x900a7, 0x0},
+       {0x900a8, 0x0},
+       {0x900a9, 0x0},
+       {0x40000, 0x0},
+       {0x40020, 0x0},
+       {0x40040, 0x0},
+       {0x40060, 0x0},
+       {0x40001, 0x0},
+       {0x40021, 0x0},
+       {0x40041, 0x0},
+       {0x40061, 0x0},
+       {0x40002, 0x0},
+       {0x40022, 0x0},
+       {0x40042, 0x0},
+       {0x40062, 0x0},
+       {0x40003, 0x0},
+       {0x40023, 0x0},
+       {0x40043, 0x0},
+       {0x40063, 0x0},
+       {0x40004, 0x0},
+       {0x40024, 0x0},
+       {0x40044, 0x0},
+       {0x40064, 0x0},
+       {0x40005, 0x0},
+       {0x40025, 0x0},
+       {0x40045, 0x0},
+       {0x40065, 0x0},
+       {0x40006, 0x0},
+       {0x40026, 0x0},
+       {0x40046, 0x0},
+       {0x40066, 0x0},
+       {0x40007, 0x0},
+       {0x40027, 0x0},
+       {0x40047, 0x0},
+       {0x40067, 0x0},
+       {0x40008, 0x0},
+       {0x40028, 0x0},
+       {0x40048, 0x0},
+       {0x40068, 0x0},
+       {0x40009, 0x0},
+       {0x40029, 0x0},
+       {0x40049, 0x0},
+       {0x40069, 0x0},
+       {0x4000a, 0x0},
+       {0x4002a, 0x0},
+       {0x4004a, 0x0},
+       {0x4006a, 0x0},
+       {0x4000b, 0x0},
+       {0x4002b, 0x0},
+       {0x4004b, 0x0},
+       {0x4006b, 0x0},
+       {0x4000c, 0x0},
+       {0x4002c, 0x0},
+       {0x4004c, 0x0},
+       {0x4006c, 0x0},
+       {0x4000d, 0x0},
+       {0x4002d, 0x0},
+       {0x4004d, 0x0},
+       {0x4006d, 0x0},
+       {0x4000e, 0x0},
+       {0x4002e, 0x0},
+       {0x4004e, 0x0},
+       {0x4006e, 0x0},
+       {0x4000f, 0x0},
+       {0x4002f, 0x0},
+       {0x4004f, 0x0},
+       {0x4006f, 0x0},
+       {0x40010, 0x0},
+       {0x40030, 0x0},
+       {0x40050, 0x0},
+       {0x40070, 0x0},
+       {0x40011, 0x0},
+       {0x40031, 0x0},
+       {0x40051, 0x0},
+       {0x40071, 0x0},
+       {0x40012, 0x0},
+       {0x40032, 0x0},
+       {0x40052, 0x0},
+       {0x40072, 0x0},
+       {0x40013, 0x0},
+       {0x40033, 0x0},
+       {0x40053, 0x0},
+       {0x40073, 0x0},
+       {0x40014, 0x0},
+       {0x40034, 0x0},
+       {0x40054, 0x0},
+       {0x40074, 0x0},
+       {0x40015, 0x0},
+       {0x40035, 0x0},
+       {0x40055, 0x0},
+       {0x40075, 0x0},
+       {0x40016, 0x0},
+       {0x40036, 0x0},
+       {0x40056, 0x0},
+       {0x40076, 0x0},
+       {0x40017, 0x0},
+       {0x40037, 0x0},
+       {0x40057, 0x0},
+       {0x40077, 0x0},
+       {0x40018, 0x0},
+       {0x40038, 0x0},
+       {0x40058, 0x0},
+       {0x40078, 0x0},
+       {0x40019, 0x0},
+       {0x40039, 0x0},
+       {0x40059, 0x0},
+       {0x40079, 0x0},
+       {0x4001a, 0x0},
+       {0x4003a, 0x0},
+       {0x4005a, 0x0},
+       {0x4007a, 0x0},
+       {0x900aa, 0x0},
+       {0x900ab, 0x0},
+       {0x900ac, 0x0},
+       {0x900ad, 0x0},
+       {0x900ae, 0x0},
+       {0x900af, 0x0},
+       {0x900b0, 0x0},
+       {0x900b1, 0x0},
+       {0x900b2, 0x0},
+       {0x900b3, 0x0},
+       {0x900b4, 0x0},
+       {0x900b5, 0x0},
+       {0x900b6, 0x0},
+       {0x900b7, 0x0},
+       {0x900b8, 0x0},
+       {0x900b9, 0x0},
+       {0x900ba, 0x0},
+       {0x900bb, 0x0},
+       {0x900bc, 0x0},
+       {0x900bd, 0x0},
+       {0x900be, 0x0},
+       {0x900bf, 0x0},
+       {0x900c0, 0x0},
+       {0x900c1, 0x0},
+       {0x900c2, 0x0},
+       {0x900c3, 0x0},
+       {0x900c4, 0x0},
+       {0x900c5, 0x0},
+       {0x900c6, 0x0},
+       {0x900c7, 0x0},
+       {0x900c8, 0x0},
+       {0x900c9, 0x0},
+       {0x900ca, 0x0},
+       {0x900cb, 0x0},
+       {0x900cc, 0x0},
+       {0x900cd, 0x0},
+       {0x900ce, 0x0},
+       {0x900cf, 0x0},
+       {0x900d0, 0x0},
+       {0x900d1, 0x0},
+       {0x900d2, 0x0},
+       {0x900d3, 0x0},
+       {0x900d4, 0x0},
+       {0x900d5, 0x0},
+       {0x900d6, 0x0},
+       {0x900d7, 0x0},
+       {0x900d8, 0x0},
+       {0x900d9, 0x0},
+       {0x900da, 0x0},
+       {0x900db, 0x0},
+       {0x900dc, 0x0},
+       {0x900dd, 0x0},
+       {0x900de, 0x0},
+       {0x900df, 0x0},
+       {0x900e0, 0x0},
+       {0x900e1, 0x0},
+       {0x900e2, 0x0},
+       {0x900e3, 0x0},
+       {0x900e4, 0x0},
+       {0x900e5, 0x0},
+       {0x900e6, 0x0},
+       {0x900e7, 0x0},
+       {0x900e8, 0x0},
+       {0x900e9, 0x0},
+       {0x900ea, 0x0},
+       {0x900eb, 0x0},
+       {0x900ec, 0x0},
+       {0x900ed, 0x0},
+       {0x900ee, 0x0},
+       {0x900ef, 0x0},
+       {0x900f0, 0x0},
+       {0x900f1, 0x0},
+       {0x900f2, 0x0},
+       {0x900f3, 0x0},
+       {0x900f4, 0x0},
+       {0x900f5, 0x0},
+       {0x900f6, 0x0},
+       {0x900f7, 0x0},
+       {0x900f8, 0x0},
+       {0x900f9, 0x0},
+       {0x900fa, 0x0},
+       {0x900fb, 0x0},
+       {0x900fc, 0x0},
+       {0x900fd, 0x0},
+       {0x900fe, 0x0},
+       {0x900ff, 0x0},
+       {0x90100, 0x0},
+       {0x90101, 0x0},
+       {0x90102, 0x0},
+       {0x90103, 0x0},
+       {0x90104, 0x0},
+       {0x90105, 0x0},
+       {0x90106, 0x0},
+       {0x90107, 0x0},
+       {0x90108, 0x0},
+       {0x90109, 0x0},
+       {0x9010a, 0x0},
+       {0x9010b, 0x0},
+       {0x9010c, 0x0},
+       {0x9010d, 0x0},
+       {0x9010e, 0x0},
+       {0x9010f, 0x0},
+       {0x90110, 0x0},
+       {0x90111, 0x0},
+       {0x90112, 0x0},
+       {0x90113, 0x0},
+       {0x90114, 0x0},
+       {0x90115, 0x0},
+       {0x90116, 0x0},
+       {0x90117, 0x0},
+       {0x90118, 0x0},
+       {0x90119, 0x0},
+       {0x9011a, 0x0},
+       {0x9011b, 0x0},
+       {0x9011c, 0x0},
+       {0x9011d, 0x0},
+       {0x9011e, 0x0},
+       {0x9011f, 0x0},
+       {0x90120, 0x0},
+       {0x90121, 0x0},
+       {0x90122, 0x0},
+       {0x90123, 0x0},
+       {0x90124, 0x0},
+       {0x90125, 0x0},
+       {0x90126, 0x0},
+       {0x90127, 0x0},
+       {0x90128, 0x0},
+       {0x90129, 0x0},
+       {0x9012a, 0x0},
+       {0x9012b, 0x0},
+       {0x9012c, 0x0},
+       {0x9012d, 0x0},
+       {0x9012e, 0x0},
+       {0x9012f, 0x0},
+       {0x90130, 0x0},
+       {0x90131, 0x0},
+       {0x90132, 0x0},
+       {0x90133, 0x0},
+       {0x90134, 0x0},
+       {0x90135, 0x0},
+       {0x90136, 0x0},
+       {0x90137, 0x0},
+       {0x90138, 0x0},
+       {0x90139, 0x0},
+       {0x9013a, 0x0},
+       {0x9013b, 0x0},
+       {0x9013c, 0x0},
+       {0x9013d, 0x0},
+       {0x9013e, 0x0},
+       {0x9013f, 0x0},
+       {0x90140, 0x0},
+       {0x90141, 0x0},
+       {0x90142, 0x0},
+       {0x90143, 0x0},
+       {0x90144, 0x0},
+       {0x90145, 0x0},
+       {0x90146, 0x0},
+       {0x90147, 0x0},
+       {0x90148, 0x0},
+       {0x90149, 0x0},
+       {0x9014a, 0x0},
+       {0x9014b, 0x0},
+       {0x9014c, 0x0},
+       {0x9014d, 0x0},
+       {0x9014e, 0x0},
+       {0x9014f, 0x0},
+       {0x90150, 0x0},
+       {0x90151, 0x0},
+       {0x90152, 0x0},
+       {0x90153, 0x0},
+       {0x90154, 0x0},
+       {0x90155, 0x0},
+       {0x90156, 0x0},
+       {0x90157, 0x0},
+       {0x90158, 0x0},
+       {0x90159, 0x0},
+       {0x9015a, 0x0},
+       {0x9015b, 0x0},
+       {0x9015c, 0x0},
+       {0x9015d, 0x0},
+       {0x9015e, 0x0},
+       {0x9015f, 0x0},
+       {0x90160, 0x0},
+       {0x90161, 0x0},
+       {0x90162, 0x0},
+       {0x90163, 0x0},
+       {0x90164, 0x0},
+       {0x90165, 0x0},
+       {0x90166, 0x0},
+       {0x90167, 0x0},
+       {0x90168, 0x0},
+       {0x90169, 0x0},
+       {0x9016a, 0x0},
+       {0x9016b, 0x0},
+       {0x9016c, 0x0},
+       {0x9016d, 0x0},
+       {0x9016e, 0x0},
+       {0x9016f, 0x0},
+       {0x90170, 0x0},
+       {0x90171, 0x0},
+       {0x90172, 0x0},
+       {0x90173, 0x0},
+       {0x90174, 0x0},
+       {0x90175, 0x0},
+       {0x90176, 0x0},
+       {0x90177, 0x0},
+       {0x90178, 0x0},
+       {0x90179, 0x0},
+       {0x9017a, 0x0},
+       {0x9017b, 0x0},
+       {0x9017c, 0x0},
+       {0x9017d, 0x0},
+       {0x9017e, 0x0},
+       {0x9017f, 0x0},
+       {0x90180, 0x0},
+       {0x90181, 0x0},
+       {0x90182, 0x0},
+       {0x90183, 0x0},
+       {0x90184, 0x0},
+       {0x90006, 0x0},
+       {0x90007, 0x0},
+       {0x90008, 0x0},
+       {0x90009, 0x0},
+       {0x9000a, 0x0},
+       {0x9000b, 0x0},
+       {0xd00e7, 0x0},
+       {0x90017, 0x0},
+       {0x9001f, 0x0},
+       {0x90026, 0x0},
+       {0x400d0, 0x0},
+       {0x400d1, 0x0},
+       {0x400d2, 0x0},
+       {0x400d3, 0x0},
+       {0x400d4, 0x0},
+       {0x400d5, 0x0},
+       {0x400d6, 0x0},
+       {0x400d7, 0x0},
+       {0x200be, 0x0},
+       {0x2000b, 0x0},
+       {0x2000c, 0x0},
+       {0x2000d, 0x0},
+       {0x2000e, 0x0},
+       {0x12000b, 0x0},
+       {0x12000c, 0x0},
+       {0x12000d, 0x0},
+       {0x12000e, 0x0},
+       {0x22000b, 0x0},
+       {0x22000c, 0x0},
+       {0x22000d, 0x0},
+       {0x22000e, 0x0},
+       {0x9000c, 0x0},
+       {0x9000d, 0x0},
+       {0x9000e, 0x0},
+       {0x9000f, 0x0},
+       {0x90010, 0x0},
+       {0x90011, 0x0},
+       {0x90012, 0x0},
+       {0x90013, 0x0},
+       {0x20010, 0x0},
+       {0x20011, 0x0},
+       {0x120010, 0x0},
+       {0x120011, 0x0},
+       {0x40080, 0x0},
+       {0x40081, 0x0},
+       {0x40082, 0x0},
+       {0x40083, 0x0},
+       {0x40084, 0x0},
+       {0x40085, 0x0},
+       {0x140080, 0x0},
+       {0x140081, 0x0},
+       {0x140082, 0x0},
+       {0x140083, 0x0},
+       {0x140084, 0x0},
+       {0x140085, 0x0},
+       {0x240080, 0x0},
+       {0x240081, 0x0},
+       {0x240082, 0x0},
+       {0x240083, 0x0},
+       {0x240084, 0x0},
+       {0x240085, 0x0},
+       {0x400fd, 0x0},
+       {0x400f1, 0x0},
+       {0x10011, 0x0},
+       {0x10012, 0x0},
+       {0x10013, 0x0},
+       {0x10018, 0x0},
+       {0x10002, 0x0},
+       {0x100b2, 0x0},
+       {0x101b4, 0x0},
+       {0x102b4, 0x0},
+       {0x103b4, 0x0},
+       {0x104b4, 0x0},
+       {0x105b4, 0x0},
+       {0x106b4, 0x0},
+       {0x107b4, 0x0},
+       {0x108b4, 0x0},
+       {0x11011, 0x0},
+       {0x11012, 0x0},
+       {0x11013, 0x0},
+       {0x11018, 0x0},
+       {0x11002, 0x0},
+       {0x110b2, 0x0},
+       {0x111b4, 0x0},
+       {0x112b4, 0x0},
+       {0x113b4, 0x0},
+       {0x114b4, 0x0},
+       {0x115b4, 0x0},
+       {0x116b4, 0x0},
+       {0x117b4, 0x0},
+       {0x118b4, 0x0},
+       {0x20089, 0x0},
+       {0xc0080, 0x0},
+       {0x200cb, 0x0},
+       {0x10068, 0x0},
+       {0x10069, 0x0},
+       {0x10168, 0x0},
+       {0x10169, 0x0},
+       {0x10268, 0x0},
+       {0x10269, 0x0},
+       {0x10368, 0x0},
+       {0x10369, 0x0},
+       {0x10468, 0x0},
+       {0x10469, 0x0},
+       {0x10568, 0x0},
+       {0x10569, 0x0},
+       {0x10668, 0x0},
+       {0x10669, 0x0},
+       {0x10768, 0x0},
+       {0x10769, 0x0},
+       {0x10868, 0x0},
+       {0x10869, 0x0},
+       {0x100aa, 0x0},
+       {0x10062, 0x0},
+       {0x10001, 0x0},
+       {0x100a0, 0x0},
+       {0x100a1, 0x0},
+       {0x100a2, 0x0},
+       {0x100a3, 0x0},
+       {0x100a4, 0x0},
+       {0x100a5, 0x0},
+       {0x100a6, 0x0},
+       {0x100a7, 0x0},
+       {0x11068, 0x0},
+       {0x11069, 0x0},
+       {0x11168, 0x0},
+       {0x11169, 0x0},
+       {0x11268, 0x0},
+       {0x11269, 0x0},
+       {0x11368, 0x0},
+       {0x11369, 0x0},
+       {0x11468, 0x0},
+       {0x11469, 0x0},
+       {0x11568, 0x0},
+       {0x11569, 0x0},
+       {0x11668, 0x0},
+       {0x11669, 0x0},
+       {0x11768, 0x0},
+       {0x11769, 0x0},
+       {0x11868, 0x0},
+       {0x11869, 0x0},
+       {0x110aa, 0x0},
+       {0x11062, 0x0},
+       {0x11001, 0x0},
+       {0x110a0, 0x0},
+       {0x110a1, 0x0},
+       {0x110a2, 0x0},
+       {0x110a3, 0x0},
+       {0x110a4, 0x0},
+       {0x110a5, 0x0},
+       {0x110a6, 0x0},
+       {0x110a7, 0x0},
+       {0x80, 0x0},
+       {0x1080, 0x0},
+       {0x2080, 0x0},
+       {0x10020, 0x0},
+       {0x10080, 0x0},
+       {0x10081, 0x0},
+       {0x100d0, 0x0},
+       {0x100d1, 0x0},
+       {0x1008c, 0x0},
+       {0x1008d, 0x0},
+       {0x10180, 0x0},
+       {0x10181, 0x0},
+       {0x101d0, 0x0},
+       {0x101d1, 0x0},
+       {0x1018c, 0x0},
+       {0x1018d, 0x0},
+       {0x100c0, 0x0},
+       {0x100c1, 0x0},
+       {0x101c0, 0x0},
+       {0x101c1, 0x0},
+       {0x102c0, 0x0},
+       {0x102c1, 0x0},
+       {0x103c0, 0x0},
+       {0x103c1, 0x0},
+       {0x104c0, 0x0},
+       {0x104c1, 0x0},
+       {0x105c0, 0x0},
+       {0x105c1, 0x0},
+       {0x106c0, 0x0},
+       {0x106c1, 0x0},
+       {0x107c0, 0x0},
+       {0x107c1, 0x0},
+       {0x108c0, 0x0},
+       {0x108c1, 0x0},
+       {0x100ae, 0x0},
+       {0x100af, 0x0},
+       {0x11020, 0x0},
+       {0x11080, 0x0},
+       {0x11081, 0x0},
+       {0x110d0, 0x0},
+       {0x110d1, 0x0},
+       {0x1108c, 0x0},
+       {0x1108d, 0x0},
+       {0x11180, 0x0},
+       {0x11181, 0x0},
+       {0x111d0, 0x0},
+       {0x111d1, 0x0},
+       {0x1118c, 0x0},
+       {0x1118d, 0x0},
+       {0x110c0, 0x0},
+       {0x110c1, 0x0},
+       {0x111c0, 0x0},
+       {0x111c1, 0x0},
+       {0x112c0, 0x0},
+       {0x112c1, 0x0},
+       {0x113c0, 0x0},
+       {0x113c1, 0x0},
+       {0x114c0, 0x0},
+       {0x114c1, 0x0},
+       {0x115c0, 0x0},
+       {0x115c1, 0x0},
+       {0x116c0, 0x0},
+       {0x116c1, 0x0},
+       {0x117c0, 0x0},
+       {0x117c1, 0x0},
+       {0x118c0, 0x0},
+       {0x118c1, 0x0},
+       {0x110ae, 0x0},
+       {0x110af, 0x0},
+       {0x90201, 0x0},
+       {0x90202, 0x0},
+       {0x90203, 0x0},
+       {0x90205, 0x0},
+       {0x90206, 0x0},
+       {0x90207, 0x0},
+       {0x90208, 0x0},
+       {0x20020, 0x0},
+       {0x100080, 0x0},
+       {0x101080, 0x0},
+       {0x102080, 0x0},
+       {0x110020, 0x0},
+       {0x110080, 0x0},
+       {0x110081, 0x0},
+       {0x1100d0, 0x0},
+       {0x1100d1, 0x0},
+       {0x11008c, 0x0},
+       {0x11008d, 0x0},
+       {0x110180, 0x0},
+       {0x110181, 0x0},
+       {0x1101d0, 0x0},
+       {0x1101d1, 0x0},
+       {0x11018c, 0x0},
+       {0x11018d, 0x0},
+       {0x1100c0, 0x0},
+       {0x1100c1, 0x0},
+       {0x1101c0, 0x0},
+       {0x1101c1, 0x0},
+       {0x1102c0, 0x0},
+       {0x1102c1, 0x0},
+       {0x1103c0, 0x0},
+       {0x1103c1, 0x0},
+       {0x1104c0, 0x0},
+       {0x1104c1, 0x0},
+       {0x1105c0, 0x0},
+       {0x1105c1, 0x0},
+       {0x1106c0, 0x0},
+       {0x1106c1, 0x0},
+       {0x1107c0, 0x0},
+       {0x1107c1, 0x0},
+       {0x1108c0, 0x0},
+       {0x1108c1, 0x0},
+       {0x1100ae, 0x0},
+       {0x1100af, 0x0},
+       {0x111020, 0x0},
+       {0x111080, 0x0},
+       {0x111081, 0x0},
+       {0x1110d0, 0x0},
+       {0x1110d1, 0x0},
+       {0x11108c, 0x0},
+       {0x11108d, 0x0},
+       {0x111180, 0x0},
+       {0x111181, 0x0},
+       {0x1111d0, 0x0},
+       {0x1111d1, 0x0},
+       {0x11118c, 0x0},
+       {0x11118d, 0x0},
+       {0x1110c0, 0x0},
+       {0x1110c1, 0x0},
+       {0x1111c0, 0x0},
+       {0x1111c1, 0x0},
+       {0x1112c0, 0x0},
+       {0x1112c1, 0x0},
+       {0x1113c0, 0x0},
+       {0x1113c1, 0x0},
+       {0x1114c0, 0x0},
+       {0x1114c1, 0x0},
+       {0x1115c0, 0x0},
+       {0x1115c1, 0x0},
+       {0x1116c0, 0x0},
+       {0x1116c1, 0x0},
+       {0x1117c0, 0x0},
+       {0x1117c1, 0x0},
+       {0x1118c0, 0x0},
+       {0x1118c1, 0x0},
+       {0x1110ae, 0x0},
+       {0x1110af, 0x0},
+       {0x190201, 0x0},
+       {0x190202, 0x0},
+       {0x190203, 0x0},
+       {0x190205, 0x0},
+       {0x190206, 0x0},
+       {0x190207, 0x0},
+       {0x190208, 0x0},
+       {0x120020, 0x0},
+       {0x200080, 0x0},
+       {0x201080, 0x0},
+       {0x202080, 0x0},
+       {0x210020, 0x0},
+       {0x210080, 0x0},
+       {0x210081, 0x0},
+       {0x2100d0, 0x0},
+       {0x2100d1, 0x0},
+       {0x21008c, 0x0},
+       {0x21008d, 0x0},
+       {0x210180, 0x0},
+       {0x210181, 0x0},
+       {0x2101d0, 0x0},
+       {0x2101d1, 0x0},
+       {0x21018c, 0x0},
+       {0x21018d, 0x0},
+       {0x2100c0, 0x0},
+       {0x2100c1, 0x0},
+       {0x2101c0, 0x0},
+       {0x2101c1, 0x0},
+       {0x2102c0, 0x0},
+       {0x2102c1, 0x0},
+       {0x2103c0, 0x0},
+       {0x2103c1, 0x0},
+       {0x2104c0, 0x0},
+       {0x2104c1, 0x0},
+       {0x2105c0, 0x0},
+       {0x2105c1, 0x0},
+       {0x2106c0, 0x0},
+       {0x2106c1, 0x0},
+       {0x2107c0, 0x0},
+       {0x2107c1, 0x0},
+       {0x2108c0, 0x0},
+       {0x2108c1, 0x0},
+       {0x2100ae, 0x0},
+       {0x2100af, 0x0},
+       {0x211020, 0x0},
+       {0x211080, 0x0},
+       {0x211081, 0x0},
+       {0x2110d0, 0x0},
+       {0x2110d1, 0x0},
+       {0x21108c, 0x0},
+       {0x21108d, 0x0},
+       {0x211180, 0x0},
+       {0x211181, 0x0},
+       {0x2111d0, 0x0},
+       {0x2111d1, 0x0},
+       {0x21118c, 0x0},
+       {0x21118d, 0x0},
+       {0x2110c0, 0x0},
+       {0x2110c1, 0x0},
+       {0x2111c0, 0x0},
+       {0x2111c1, 0x0},
+       {0x2112c0, 0x0},
+       {0x2112c1, 0x0},
+       {0x2113c0, 0x0},
+       {0x2113c1, 0x0},
+       {0x2114c0, 0x0},
+       {0x2114c1, 0x0},
+       {0x2115c0, 0x0},
+       {0x2115c1, 0x0},
+       {0x2116c0, 0x0},
+       {0x2116c1, 0x0},
+       {0x2117c0, 0x0},
+       {0x2117c1, 0x0},
+       {0x2118c0, 0x0},
+       {0x2118c1, 0x0},
+       {0x2110ae, 0x0},
+       {0x2110af, 0x0},
+       {0x290201, 0x0},
+       {0x290202, 0x0},
+       {0x290203, 0x0},
+       {0x290205, 0x0},
+       {0x290206, 0x0},
+       {0x290207, 0x0},
+       {0x290208, 0x0},
+       {0x220020, 0x0},
+       {0x20077, 0x0},
+       {0x20072, 0x0},
+       {0x20073, 0x0},
+       {0x400c0, 0x0},
+       {0x10040, 0x0},
+       {0x10140, 0x0},
+       {0x10240, 0x0},
+       {0x10340, 0x0},
+       {0x10440, 0x0},
+       {0x10540, 0x0},
+       {0x10640, 0x0},
+       {0x10740, 0x0},
+       {0x10840, 0x0},
+       {0x11040, 0x0},
+       {0x11140, 0x0},
+       {0x11240, 0x0},
+       {0x11340, 0x0},
+       {0x11440, 0x0},
+       {0x11540, 0x0},
+       {0x11640, 0x0},
+       {0x11740, 0x0},
+       {0x11840, 0x0},
+};
+
+/* P0 message block parameter for training firmware */
+static struct dram_cfg_param ddr_fsp0_cfg[] = {
+       {0xd0000, 0x0},
+       {0x54003, 0xe94},
+       {0x54004, 0x4},
+       {0x54006, 0x15},
+       {0x54008, 0x131f},
+       {0x54009, 0xc8},
+       {0x5400b, 0x4},
+       {0x5400d, 0x100},
+       {0x5400f, 0x100},
+       {0x54012, 0x110},
+       {0x54019, 0x36e4},
+       {0x5401a, 0x32},
+       {0x5401b, 0x1146},
+       {0x5401c, 0x1108},
+       {0x5401e, 0x4},
+       {0x5401f, 0x36e4},
+       {0x54020, 0x32},
+       {0x54021, 0x1146},
+       {0x54022, 0x1108},
+       {0x54024, 0x4},
+       {0x54032, 0xe400},
+       {0x54033, 0x3236},
+       {0x54034, 0x4600},
+       {0x54035, 0x811},
+       {0x54036, 0x11},
+       {0x54037, 0x400},
+       {0x54038, 0xe400},
+       {0x54039, 0x3236},
+       {0x5403a, 0x4600},
+       {0x5403b, 0x811},
+       {0x5403c, 0x11},
+       {0x5403d, 0x400},
+       {0xd0000, 0x1}
+};
+
+/* P1 message block parameter for training firmware */
+static struct dram_cfg_param ddr_fsp1_cfg[] = {
+       {0xd0000, 0x0},
+       {0x54002, 0x1},
+       {0x54003, 0x74a},
+       {0x54004, 0x4},
+       {0x54006, 0x15},
+       {0x54008, 0x121f},
+       {0x54009, 0xc8},
+       {0x5400b, 0x4},
+       {0x5400d, 0x100},
+       {0x5400f, 0x100},
+       {0x54012, 0x110},
+       {0x54019, 0x1bb4},
+       {0x5401a, 0x32},
+       {0x5401b, 0x1146},
+       {0x5401c, 0x1108},
+       {0x5401e, 0x4},
+       {0x5401f, 0x1bb4},
+       {0x54020, 0x32},
+       {0x54021, 0x1146},
+       {0x54022, 0x1108},
+       {0x54024, 0x4},
+       {0x54032, 0xb400},
+       {0x54033, 0x321b},
+       {0x54034, 0x4600},
+       {0x54035, 0x811},
+       {0x54036, 0x11},
+       {0x54037, 0x400},
+       {0x54038, 0xb400},
+       {0x54039, 0x321b},
+       {0x5403a, 0x4600},
+       {0x5403b, 0x811},
+       {0x5403c, 0x11},
+       {0x5403d, 0x400},
+       {0xd0000, 0x1}
+};
+
+/* P2 message block parameter for training firmware */
+static struct dram_cfg_param ddr_fsp2_cfg[] = {
+       {0xd0000, 0x0},
+       {0x54002, 0x102},
+       {0x54003, 0x270},
+       {0x54004, 0x4},
+       {0x54006, 0x15},
+       {0x54008, 0x121f},
+       {0x54009, 0xc8},
+       {0x5400b, 0x4},
+       {0x5400d, 0x100},
+       {0x5400f, 0x100},
+       {0x54012, 0x110},
+       {0x54019, 0x994},
+       {0x5401a, 0x32},
+       {0x5401b, 0x1146},
+       {0x5401c, 0x1100},
+       {0x5401e, 0x4},
+       {0x5401f, 0x994},
+       {0x54020, 0x32},
+       {0x54021, 0x1146},
+       {0x54022, 0x1100},
+       {0x54024, 0x4},
+       {0x54032, 0x9400},
+       {0x54033, 0x3209},
+       {0x54034, 0x4600},
+       {0x54035, 0x11},
+       {0x54036, 0x11},
+       {0x54037, 0x400},
+       {0x54038, 0x9400},
+       {0x54039, 0x3209},
+       {0x5403a, 0x4600},
+       {0x5403b, 0x11},
+       {0x5403c, 0x11},
+       {0x5403d, 0x400},
+       {0xd0000, 0x1}
+};
+
+/* P0 2D message block parameter for training firmware */
+static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
+       {0xd0000, 0x0},
+       {0x54003, 0xe94},
+       {0x54004, 0x4},
+       {0x54006, 0x15},
+       {0x54008, 0x61},
+       {0x54009, 0xc8},
+       {0x5400b, 0x4},
+       {0x5400d, 0x100},
+       {0x5400f, 0x100},
+       {0x54010, 0x2080},
+       {0x54012, 0x110},
+       {0x54019, 0x36e4},
+       {0x5401a, 0x32},
+       {0x5401b, 0x1146},
+       {0x5401c, 0x1108},
+       {0x5401e, 0x4},
+       {0x5401f, 0x36e4},
+       {0x54020, 0x32},
+       {0x54021, 0x1146},
+       {0x54022, 0x1108},
+       {0x54024, 0x4},
+       {0x54032, 0xe400},
+       {0x54033, 0x3236},
+       {0x54034, 0x4600},
+       {0x54035, 0x811},
+       {0x54036, 0x11},
+       {0x54037, 0x400},
+       {0x54038, 0xe400},
+       {0x54039, 0x3236},
+       {0x5403a, 0x4600},
+       {0x5403b, 0x811},
+       {0x5403c, 0x11},
+       {0x5403d, 0x400},
+       {0xd0000, 0x1}
+};
+
+/* DRAM PHY init engine image */
+static struct dram_cfg_param ddr_phy_pie[] = {
+       {0xd0000, 0x0},
+       {0x90000, 0x10},
+       {0x90001, 0x400},
+       {0x90002, 0x10e},
+       {0x90003, 0x0},
+       {0x90004, 0x0},
+       {0x90005, 0x8},
+       {0x90029, 0xb},
+       {0x9002a, 0x480},
+       {0x9002b, 0x109},
+       {0x9002c, 0x8},
+       {0x9002d, 0x448},
+       {0x9002e, 0x139},
+       {0x9002f, 0x8},
+       {0x90030, 0x478},
+       {0x90031, 0x109},
+       {0x90032, 0x0},
+       {0x90033, 0xe8},
+       {0x90034, 0x109},
+       {0x90035, 0x2},
+       {0x90036, 0x10},
+       {0x90037, 0x139},
+       {0x90038, 0xb},
+       {0x90039, 0x7c0},
+       {0x9003a, 0x139},
+       {0x9003b, 0x44},
+       {0x9003c, 0x633},
+       {0x9003d, 0x159},
+       {0x9003e, 0x14f},
+       {0x9003f, 0x630},
+       {0x90040, 0x159},
+       {0x90041, 0x47},
+       {0x90042, 0x633},
+       {0x90043, 0x149},
+       {0x90044, 0x4f},
+       {0x90045, 0x633},
+       {0x90046, 0x179},
+       {0x90047, 0x8},
+       {0x90048, 0xe0},
+       {0x90049, 0x109},
+       {0x9004a, 0x0},
+       {0x9004b, 0x7c8},
+       {0x9004c, 0x109},
+       {0x9004d, 0x0},
+       {0x9004e, 0x1},
+       {0x9004f, 0x8},
+       {0x90050, 0x30},
+       {0x90051, 0x65a},
+       {0x90052, 0x9},
+       {0x90053, 0x0},
+       {0x90054, 0x45a},
+       {0x90055, 0x9},
+       {0x90056, 0x0},
+       {0x90057, 0x448},
+       {0x90058, 0x109},
+       {0x90059, 0x40},
+       {0x9005a, 0x633},
+       {0x9005b, 0x179},
+       {0x9005c, 0x1},
+       {0x9005d, 0x618},
+       {0x9005e, 0x109},
+       {0x9005f, 0x40c0},
+       {0x90060, 0x633},
+       {0x90061, 0x149},
+       {0x90062, 0x8},
+       {0x90063, 0x4},
+       {0x90064, 0x48},
+       {0x90065, 0x4040},
+       {0x90066, 0x633},
+       {0x90067, 0x149},
+       {0x90068, 0x0},
+       {0x90069, 0x4},
+       {0x9006a, 0x48},
+       {0x9006b, 0x40},
+       {0x9006c, 0x633},
+       {0x9006d, 0x149},
+       {0x9006e, 0x0},
+       {0x9006f, 0x658},
+       {0x90070, 0x109},
+       {0x90071, 0x10},
+       {0x90072, 0x4},
+       {0x90073, 0x18},
+       {0x90074, 0x0},
+       {0x90075, 0x4},
+       {0x90076, 0x78},
+       {0x90077, 0x549},
+       {0x90078, 0x633},
+       {0x90079, 0x159},
+       {0x9007a, 0xd49},
+       {0x9007b, 0x633},
+       {0x9007c, 0x159},
+       {0x9007d, 0x94a},
+       {0x9007e, 0x633},
+       {0x9007f, 0x159},
+       {0x90080, 0x441},
+       {0x90081, 0x633},
+       {0x90082, 0x149},
+       {0x90083, 0x42},
+       {0x90084, 0x633},
+       {0x90085, 0x149},
+       {0x90086, 0x1},
+       {0x90087, 0x633},
+       {0x90088, 0x149},
+       {0x90089, 0x0},
+       {0x9008a, 0xe0},
+       {0x9008b, 0x109},
+       {0x9008c, 0xa},
+       {0x9008d, 0x10},
+       {0x9008e, 0x109},
+       {0x9008f, 0x9},
+       {0x90090, 0x3c0},
+       {0x90091, 0x149},
+       {0x90092, 0x9},
+       {0x90093, 0x3c0},
+       {0x90094, 0x159},
+       {0x90095, 0x18},
+       {0x90096, 0x10},
+       {0x90097, 0x109},
+       {0x90098, 0x0},
+       {0x90099, 0x3c0},
+       {0x9009a, 0x109},
+       {0x9009b, 0x18},
+       {0x9009c, 0x4},
+       {0x9009d, 0x48},
+       {0x9009e, 0x18},
+       {0x9009f, 0x4},
+       {0x900a0, 0x58},
+       {0x900a1, 0xb},
+       {0x900a2, 0x10},
+       {0x900a3, 0x109},
+       {0x900a4, 0x1},
+       {0x900a5, 0x10},
+       {0x900a6, 0x109},
+       {0x900a7, 0x5},
+       {0x900a8, 0x7c0},
+       {0x900a9, 0x109},
+       {0x40000, 0x811},
+       {0x40020, 0x880},
+       {0x40040, 0x0},
+       {0x40060, 0x0},
+       {0x40001, 0x4008},
+       {0x40021, 0x83},
+       {0x40041, 0x4f},
+       {0x40061, 0x0},
+       {0x40002, 0x4040},
+       {0x40022, 0x83},
+       {0x40042, 0x51},
+       {0x40062, 0x0},
+       {0x40003, 0x811},
+       {0x40023, 0x880},
+       {0x40043, 0x0},
+       {0x40063, 0x0},
+       {0x40004, 0x720},
+       {0x40024, 0xf},
+       {0x40044, 0x1740},
+       {0x40064, 0x0},
+       {0x40005, 0x16},
+       {0x40025, 0x83},
+       {0x40045, 0x4b},
+       {0x40065, 0x0},
+       {0x40006, 0x716},
+       {0x40026, 0xf},
+       {0x40046, 0x2001},
+       {0x40066, 0x0},
+       {0x40007, 0x716},
+       {0x40027, 0xf},
+       {0x40047, 0x2800},
+       {0x40067, 0x0},
+       {0x40008, 0x716},
+       {0x40028, 0xf},
+       {0x40048, 0xf00},
+       {0x40068, 0x0},
+       {0x40009, 0x720},
+       {0x40029, 0xf},
+       {0x40049, 0x1400},
+       {0x40069, 0x0},
+       {0x4000a, 0xe08},
+       {0x4002a, 0xc15},
+       {0x4004a, 0x0},
+       {0x4006a, 0x0},
+       {0x4000b, 0x625},
+       {0x4002b, 0x15},
+       {0x4004b, 0x0},
+       {0x4006b, 0x0},
+       {0x4000c, 0x4028},
+       {0x4002c, 0x80},
+       {0x4004c, 0x0},
+       {0x4006c, 0x0},
+       {0x4000d, 0xe08},
+       {0x4002d, 0xc1a},
+       {0x4004d, 0x0},
+       {0x4006d, 0x0},
+       {0x4000e, 0x625},
+       {0x4002e, 0x1a},
+       {0x4004e, 0x0},
+       {0x4006e, 0x0},
+       {0x4000f, 0x4040},
+       {0x4002f, 0x80},
+       {0x4004f, 0x0},
+       {0x4006f, 0x0},
+       {0x40010, 0x2604},
+       {0x40030, 0x15},
+       {0x40050, 0x0},
+       {0x40070, 0x0},
+       {0x40011, 0x708},
+       {0x40031, 0x5},
+       {0x40051, 0x0},
+       {0x40071, 0x2002},
+       {0x40012, 0x8},
+       {0x40032, 0x80},
+       {0x40052, 0x0},
+       {0x40072, 0x0},
+       {0x40013, 0x2604},
+       {0x40033, 0x1a},
+       {0x40053, 0x0},
+       {0x40073, 0x0},
+       {0x40014, 0x708},
+       {0x40034, 0xa},
+       {0x40054, 0x0},
+       {0x40074, 0x2002},
+       {0x40015, 0x4040},
+       {0x40035, 0x80},
+       {0x40055, 0x0},
+       {0x40075, 0x0},
+       {0x40016, 0x60a},
+       {0x40036, 0x15},
+       {0x40056, 0x1200},
+       {0x40076, 0x0},
+       {0x40017, 0x61a},
+       {0x40037, 0x15},
+       {0x40057, 0x1300},
+       {0x40077, 0x0},
+       {0x40018, 0x60a},
+       {0x40038, 0x1a},
+       {0x40058, 0x1200},
+       {0x40078, 0x0},
+       {0x40019, 0x642},
+       {0x40039, 0x1a},
+       {0x40059, 0x1300},
+       {0x40079, 0x0},
+       {0x4001a, 0x4808},
+       {0x4003a, 0x880},
+       {0x4005a, 0x0},
+       {0x4007a, 0x0},
+       {0x900aa, 0x0},
+       {0x900ab, 0x790},
+       {0x900ac, 0x11a},
+       {0x900ad, 0x8},
+       {0x900ae, 0x7aa},
+       {0x900af, 0x2a},
+       {0x900b0, 0x10},
+       {0x900b1, 0x7b2},
+       {0x900b2, 0x2a},
+       {0x900b3, 0x0},
+       {0x900b4, 0x7c8},
+       {0x900b5, 0x109},
+       {0x900b6, 0x10},
+       {0x900b7, 0x10},
+       {0x900b8, 0x109},
+       {0x900b9, 0x10},
+       {0x900ba, 0x2a8},
+       {0x900bb, 0x129},
+       {0x900bc, 0x8},
+       {0x900bd, 0x370},
+       {0x900be, 0x129},
+       {0x900bf, 0xa},
+       {0x900c0, 0x3c8},
+       {0x900c1, 0x1a9},
+       {0x900c2, 0xc},
+       {0x900c3, 0x408},
+       {0x900c4, 0x199},
+       {0x900c5, 0x14},
+       {0x900c6, 0x790},
+       {0x900c7, 0x11a},
+       {0x900c8, 0x8},
+       {0x900c9, 0x4},
+       {0x900ca, 0x18},
+       {0x900cb, 0xe},
+       {0x900cc, 0x408},
+       {0x900cd, 0x199},
+       {0x900ce, 0x8},
+       {0x900cf, 0x8568},
+       {0x900d0, 0x108},
+       {0x900d1, 0x18},
+       {0x900d2, 0x790},
+       {0x900d3, 0x16a},
+       {0x900d4, 0x8},
+       {0x900d5, 0x1d8},
+       {0x900d6, 0x169},
+       {0x900d7, 0x10},
+       {0x900d8, 0x8558},
+       {0x900d9, 0x168},
+       {0x900da, 0x1ff8},
+       {0x900db, 0x85a8},
+       {0x900dc, 0x1e8},
+       {0x900dd, 0x50},
+       {0x900de, 0x798},
+       {0x900df, 0x16a},
+       {0x900e0, 0x60},
+       {0x900e1, 0x7a0},
+       {0x900e2, 0x16a},
+       {0x900e3, 0x8},
+       {0x900e4, 0x8310},
+       {0x900e5, 0x168},
+       {0x900e6, 0x8},
+       {0x900e7, 0xa310},
+       {0x900e8, 0x168},
+       {0x900e9, 0xa},
+       {0x900ea, 0x408},
+       {0x900eb, 0x169},
+       {0x900ec, 0x6e},
+       {0x900ed, 0x0},
+       {0x900ee, 0x68},
+       {0x900ef, 0x0},
+       {0x900f0, 0x408},
+       {0x900f1, 0x169},
+       {0x900f2, 0x0},
+       {0x900f3, 0x8310},
+       {0x900f4, 0x168},
+       {0x900f5, 0x0},
+       {0x900f6, 0xa310},
+       {0x900f7, 0x168},
+       {0x900f8, 0x1ff8},
+       {0x900f9, 0x85a8},
+       {0x900fa, 0x1e8},
+       {0x900fb, 0x68},
+       {0x900fc, 0x798},
+       {0x900fd, 0x16a},
+       {0x900fe, 0x78},
+       {0x900ff, 0x7a0},
+       {0x90100, 0x16a},
+       {0x90101, 0x68},
+       {0x90102, 0x790},
+       {0x90103, 0x16a},
+       {0x90104, 0x8},
+       {0x90105, 0x8b10},
+       {0x90106, 0x168},
+       {0x90107, 0x8},
+       {0x90108, 0xab10},
+       {0x90109, 0x168},
+       {0x9010a, 0xa},
+       {0x9010b, 0x408},
+       {0x9010c, 0x169},
+       {0x9010d, 0x58},
+       {0x9010e, 0x0},
+       {0x9010f, 0x68},
+       {0x90110, 0x0},
+       {0x90111, 0x408},
+       {0x90112, 0x169},
+       {0x90113, 0x0},
+       {0x90114, 0x8b10},
+       {0x90115, 0x168},
+       {0x90116, 0x1},
+       {0x90117, 0xab10},
+       {0x90118, 0x168},
+       {0x90119, 0x0},
+       {0x9011a, 0x1d8},
+       {0x9011b, 0x169},
+       {0x9011c, 0x80},
+       {0x9011d, 0x790},
+       {0x9011e, 0x16a},
+       {0x9011f, 0x18},
+       {0x90120, 0x7aa},
+       {0x90121, 0x6a},
+       {0x90122, 0xa},
+       {0x90123, 0x0},
+       {0x90124, 0x1e9},
+       {0x90125, 0x8},
+       {0x90126, 0x8080},
+       {0x90127, 0x108},
+       {0x90128, 0xf},
+       {0x90129, 0x408},
+       {0x9012a, 0x169},
+       {0x9012b, 0xc},
+       {0x9012c, 0x0},
+       {0x9012d, 0x68},
+       {0x9012e, 0x9},
+       {0x9012f, 0x0},
+       {0x90130, 0x1a9},
+       {0x90131, 0x0},
+       {0x90132, 0x408},
+       {0x90133, 0x169},
+       {0x90134, 0x0},
+       {0x90135, 0x8080},
+       {0x90136, 0x108},
+       {0x90137, 0x8},
+       {0x90138, 0x7aa},
+       {0x90139, 0x6a},
+       {0x9013a, 0x0},
+       {0x9013b, 0x8568},
+       {0x9013c, 0x108},
+       {0x9013d, 0xb7},
+       {0x9013e, 0x790},
+       {0x9013f, 0x16a},
+       {0x90140, 0x1f},
+       {0x90141, 0x0},
+       {0x90142, 0x68},
+       {0x90143, 0x8},
+       {0x90144, 0x8558},
+       {0x90145, 0x168},
+       {0x90146, 0xf},
+       {0x90147, 0x408},
+       {0x90148, 0x169},
+       {0x90149, 0xd},
+       {0x9014a, 0x0},
+       {0x9014b, 0x68},
+       {0x9014c, 0x0},
+       {0x9014d, 0x408},
+       {0x9014e, 0x169},
+       {0x9014f, 0x0},
+       {0x90150, 0x8558},
+       {0x90151, 0x168},
+       {0x90152, 0x8},
+       {0x90153, 0x3c8},
+       {0x90154, 0x1a9},
+       {0x90155, 0x3},
+       {0x90156, 0x370},
+       {0x90157, 0x129},
+       {0x90158, 0x20},
+       {0x90159, 0x2aa},
+       {0x9015a, 0x9},
+       {0x9015b, 0x8},
+       {0x9015c, 0xe8},
+       {0x9015d, 0x109},
+       {0x9015e, 0x0},
+       {0x9015f, 0x8140},
+       {0x90160, 0x10c},
+       {0x90161, 0x10},
+       {0x90162, 0x8138},
+       {0x90163, 0x104},
+       {0x90164, 0x8},
+       {0x90165, 0x448},
+       {0x90166, 0x109},
+       {0x90167, 0xf},
+       {0x90168, 0x7c0},
+       {0x90169, 0x109},
+       {0x9016a, 0x0},
+       {0x9016b, 0xe8},
+       {0x9016c, 0x109},
+       {0x9016d, 0x47},
+       {0x9016e, 0x630},
+       {0x9016f, 0x109},
+       {0x90170, 0x8},
+       {0x90171, 0x618},
+       {0x90172, 0x109},
+       {0x90173, 0x8},
+       {0x90174, 0xe0},
+       {0x90175, 0x109},
+       {0x90176, 0x0},
+       {0x90177, 0x7c8},
+       {0x90178, 0x109},
+       {0x90179, 0x8},
+       {0x9017a, 0x8140},
+       {0x9017b, 0x10c},
+       {0x9017c, 0x0},
+       {0x9017d, 0x478},
+       {0x9017e, 0x109},
+       {0x9017f, 0x0},
+       {0x90180, 0x1},
+       {0x90181, 0x8},
+       {0x90182, 0x8},
+       {0x90183, 0x4},
+       {0x90184, 0x0},
+       {0x90006, 0x8},
+       {0x90007, 0x7c8},
+       {0x90008, 0x109},
+       {0x90009, 0x0},
+       {0x9000a, 0x400},
+       {0x9000b, 0x106},
+       {0xd00e7, 0x400},
+       {0x90017, 0x0},
+       {0x9001f, 0x2b},
+       {0x90026, 0x69},
+       {0x400d0, 0x0},
+       {0x400d1, 0x101},
+       {0x400d2, 0x105},
+       {0x400d3, 0x107},
+       {0x400d4, 0x10f},
+       {0x400d5, 0x202},
+       {0x400d6, 0x20a},
+       {0x400d7, 0x20b},
+       {0x2003a, 0x2},
+       {0x200be, 0x3},
+       {0x2000b, 0x41a},
+       {0x2000c, 0xe9},
+       {0x2000d, 0x91c},
+       {0x2000e, 0x2c},
+       {0x12000b, 0x20d},
+       {0x12000c, 0x74},
+       {0x12000d, 0x48e},
+       {0x12000e, 0x2c},
+       {0x22000b, 0xb0},
+       {0x22000c, 0x27},
+       {0x22000d, 0x186},
+       {0x22000e, 0x10},
+       {0x9000c, 0x0},
+       {0x9000d, 0x173},
+       {0x9000e, 0x60},
+       {0x9000f, 0x6110},
+       {0x90010, 0x2152},
+       {0x90011, 0xdfbd},
+       {0x90012, 0x2060},
+       {0x90013, 0x6152},
+       {0x20010, 0x5a},
+       {0x20011, 0x3},
+       {0x120010, 0x5a},
+       {0x120011, 0x3},
+       {0x40080, 0xe0},
+       {0x40081, 0x12},
+       {0x40082, 0xe0},
+       {0x40083, 0x12},
+       {0x40084, 0xe0},
+       {0x40085, 0x12},
+       {0x140080, 0xe0},
+       {0x140081, 0x12},
+       {0x140082, 0xe0},
+       {0x140083, 0x12},
+       {0x140084, 0xe0},
+       {0x140085, 0x12},
+       {0x240080, 0xe0},
+       {0x240081, 0x12},
+       {0x240082, 0xe0},
+       {0x240083, 0x12},
+       {0x240084, 0xe0},
+       {0x240085, 0x12},
+       {0x400fd, 0xf},
+       {0x400f1, 0xe},
+       {0x10011, 0x1},
+       {0x10012, 0x1},
+       {0x10013, 0x180},
+       {0x10018, 0x1},
+       {0x10002, 0x6209},
+       {0x100b2, 0x1},
+       {0x101b4, 0x1},
+       {0x102b4, 0x1},
+       {0x103b4, 0x1},
+       {0x104b4, 0x1},
+       {0x105b4, 0x1},
+       {0x106b4, 0x1},
+       {0x107b4, 0x1},
+       {0x108b4, 0x1},
+       {0x11011, 0x1},
+       {0x11012, 0x1},
+       {0x11013, 0x180},
+       {0x11018, 0x1},
+       {0x11002, 0x6209},
+       {0x110b2, 0x1},
+       {0x111b4, 0x1},
+       {0x112b4, 0x1},
+       {0x113b4, 0x1},
+       {0x114b4, 0x1},
+       {0x115b4, 0x1},
+       {0x116b4, 0x1},
+       {0x117b4, 0x1},
+       {0x118b4, 0x1},
+       {0x20089, 0x1},
+       {0x20088, 0x19},
+       {0xc0080, 0x0},
+       {0xd0000, 0x1},
+};
+
+static struct dram_fsp_msg ddr_dram_fsp_msg[] = {
+       {
+               /* P0 3733mts 1D */
+               .drate = 3733,
+               .fw_type = FW_1D_IMAGE,
+               .fsp_cfg = ddr_fsp0_cfg,
+               .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
+       },
+       {
+               /* P1 1866mts 1D */
+               .drate = 1866,
+               .fw_type = FW_1D_IMAGE,
+               .fsp_cfg = ddr_fsp1_cfg,
+               .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
+       },
+       {
+               /* P2 625mts 1D */
+               .drate = 625,
+               .fw_type = FW_1D_IMAGE,
+               .fsp_cfg = ddr_fsp2_cfg,
+               .fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
+       },
+       {
+               /* P0 3733mts 2D */
+               .drate = 3733,
+               .fw_type = FW_2D_IMAGE,
+               .fsp_cfg = ddr_fsp0_2d_cfg,
+               .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
+       },
+};
+
+/* ddr timing config params */
+struct dram_timing_info dram_timing_1GB = {
+       .ddrc_cfg = ddr_ddrc_cfg,
+       .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
+       .ddrphy_cfg = ddr_ddrphy_cfg,
+       .ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
+       .fsp_msg = ddr_dram_fsp_msg,
+       .fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
+       .ddrphy_trained_csr = ddr_ddrphy_trained_csr,
+       .ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
+       .ddrphy_pie = ddr_phy_pie,
+       .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
+       .fsp_table = { 3733, 1866, 625, },
+       .fsp_cfg = ddr_dram_fsp_cfg,
+       .fsp_cfg_num = ARRAY_SIZE(ddr_dram_fsp_cfg),
+};
diff --git a/board/freescale/imx93_frdm/lpddr4x_2gb_timing.c b/board/freescale/imx93_frdm/lpddr4x_2gb_timing.c
new file mode 100644 (file)
index 0000000..cd129e1
--- /dev/null
@@ -0,0 +1,1995 @@
+// SPDX-License-Identifier: BSD-3-Clause
+/*
+ * Copyright 2025 NXP
+ *
+ * Code generated with DDR Tool v3.4.0_8.3-4e2b550a.
+ * DDR PHY FW2022.01
+ */
+
+#include <linux/kernel.h>
+#include <asm/arch/ddr.h>
+
+/* Initialize DDRC registers */
+static struct dram_cfg_param ddr_ddrc_cfg[] = {
+       {0x4e300110, 0x44100001},
+       {0x4e300000, 0x8000ff},
+       {0x4e300008, 0x0},
+       {0x4e300080, 0x80000512},
+       {0x4e300084, 0x0},
+       {0x4e300114, 0x1002},
+       {0x4e300260, 0x80},
+       {0x4e300f04, 0x80},
+       {0x4e300800, 0x43b30002},
+       {0x4e300804, 0x1f1f1f1f},
+       {0x4e301000, 0x0},
+       {0x4e301240, 0x0},
+       {0x4e301244, 0x0},
+       {0x4e301248, 0x0},
+       {0x4e30124c, 0x0},
+       {0x4e301250, 0x0},
+       {0x4e301254, 0x0},
+       {0x4e301258, 0x0},
+       {0x4e30125c, 0x0},
+};
+
+/* dram fsp cfg */
+static struct dram_fsp_cfg ddr_dram_fsp_cfg[] = {
+       {
+               {
+                       {0x4e300100, 0x24AB321B},
+                       {0x4e300104, 0xF8EE001B},
+                       {0x4e300108, 0x2F2EE233},
+                       {0x4e30010C, 0x0005E18B},
+                       {0x4e300124, 0x1C760000},
+                       {0x4e300160, 0x00009102},
+                       {0x4e30016C, 0x35F00000},
+                       {0x4e300170, 0x8B0B0608},
+                       {0x4e300250, 0x00000028},
+                       {0x4e300254, 0x015B015B},
+                       {0x4e300258, 0x00000008},
+                       {0x4e30025C, 0x00000400},
+                       {0x4e300300, 0x224F2213},
+                       {0x4e300304, 0x015B2213},
+                       {0x4e300308, 0x0A3C0E3D},
+               },
+               {
+                       {0x01, 0xE4},
+                       {0x02, 0x36},
+                       {0x03, 0x32},
+                       {0x0b, 0x46},
+                       {0x0c, 0x11},
+                       {0x0e, 0x11},
+                       {0x16, 0x04},
+               },
+               0,
+       },
+       {
+               {
+                       {0x4e300100, 0x12552100},
+                       {0x4e300104, 0xF877000E},
+                       {0x4e300108, 0x1816B4AA},
+                       {0x4e30010C, 0x005101E6},
+                       {0x4e300124, 0x0E3C0000},
+                       {0x4e300160, 0x00009101},
+                       {0x4e30016C, 0x30900000},
+                       {0x4e300170, 0x8A0A0508},
+                       {0x4e300250, 0x00000014},
+                       {0x4e300254, 0x00AA00AA},
+                       {0x4e300258, 0x00000008},
+                       {0x4e30025C, 0x00000400},
+               },
+               {
+                       {0x01, 0xB4},
+                       {0x02, 0x1B},
+                       {0x03, 0x32},
+                       {0x0b, 0x46},
+                       {0x0c, 0x11},
+                       {0x0e, 0x11},
+                       {0x16, 0x04},
+               },
+               0,
+       },
+       {
+               {
+                       {0x4e300100, 0x00061000},
+                       {0x4e300104, 0xF855000A},
+                       {0x4e300108, 0x6E62FA48},
+                       {0x4e30010C, 0x0031010D},
+                       {0x4e300124, 0x04C50000},
+                       {0x4e300160, 0x00009100},
+                       {0x4e30016C, 0x30000000},
+                       {0x4e300170, 0x89090408},
+                       {0x4e300250, 0x00000007},
+                       {0x4e300254, 0x00340034},
+                       {0x4e300258, 0x00000008},
+                       {0x4e30025C, 0x00000400},
+               },
+               {
+                       {0x01, 0x94},
+                       {0x02, 0x9},
+                       {0x03, 0x32},
+                       {0x0b, 0x46},
+                       {0x0c, 0x11},
+                       {0x0e, 0x11},
+                       {0x16, 0x04},
+               },
+               1,
+       },
+};
+
+/* PHY Initialize Configuration */
+static struct dram_cfg_param ddr_ddrphy_cfg[] = {
+       {0x100a0, 0x4},
+       {0x100a1, 0x5},
+       {0x100a2, 0x6},
+       {0x100a3, 0x7},
+       {0x100a4, 0x0},
+       {0x100a5, 0x1},
+       {0x100a6, 0x2},
+       {0x100a7, 0x3},
+       {0x110a0, 0x3},
+       {0x110a1, 0x2},
+       {0x110a2, 0x0},
+       {0x110a3, 0x1},
+       {0x110a4, 0x7},
+       {0x110a5, 0x6},
+       {0x110a6, 0x4},
+       {0x110a7, 0x5},
+       {0x1005f, 0x5ff},
+       {0x1015f, 0x5ff},
+       {0x1105f, 0x5ff},
+       {0x1115f, 0x5ff},
+       {0x11005f, 0x5ff},
+       {0x11015f, 0x5ff},
+       {0x11105f, 0x5ff},
+       {0x11115f, 0x5ff},
+       {0x21005f, 0x5ff},
+       {0x21015f, 0x5ff},
+       {0x21105f, 0x5ff},
+       {0x21115f, 0x5ff},
+       {0x55, 0x1ff},
+       {0x1055, 0x1ff},
+       {0x2055, 0x1ff},
+       {0x200c5, 0x19},
+       {0x1200c5, 0xb},
+       {0x2200c5, 0x7},
+       {0x2002e, 0x2},
+       {0x12002e, 0x2},
+       {0x22002e, 0x2},
+       {0x90204, 0x0},
+       {0x190204, 0x0},
+       {0x290204, 0x0},
+       {0x20024, 0x1e3},
+       {0x2003a, 0x2},
+       {0x2007d, 0x212},
+       {0x2007c, 0x61},
+       {0x120024, 0x1e3},
+       {0x2003a, 0x2},
+       {0x12007d, 0x212},
+       {0x12007c, 0x61},
+       {0x220024, 0x1e3},
+       {0x2003a, 0x2},
+       {0x22007d, 0x212},
+       {0x22007c, 0x61},
+       {0x20056, 0x3},
+       {0x120056, 0x3},
+       {0x220056, 0x3},
+       {0x1004d, 0x600},
+       {0x1014d, 0x600},
+       {0x1104d, 0x600},
+       {0x1114d, 0x600},
+       {0x11004d, 0x600},
+       {0x11014d, 0x600},
+       {0x11104d, 0x600},
+       {0x11114d, 0x600},
+       {0x21004d, 0x600},
+       {0x21014d, 0x600},
+       {0x21104d, 0x600},
+       {0x21114d, 0x600},
+       {0x10049, 0xe00},
+       {0x10149, 0xe00},
+       {0x11049, 0xe00},
+       {0x11149, 0xe00},
+       {0x110049, 0xe00},
+       {0x110149, 0xe00},
+       {0x111049, 0xe00},
+       {0x111149, 0xe00},
+       {0x210049, 0xe00},
+       {0x210149, 0xe00},
+       {0x211049, 0xe00},
+       {0x211149, 0xe00},
+       {0x43, 0x60},
+       {0x1043, 0x60},
+       {0x2043, 0x60},
+       {0x20018, 0x1},
+       {0x20075, 0x4},
+       {0x20050, 0x0},
+       {0x2009b, 0x2},
+       {0x20008, 0x3a5},
+       {0x120008, 0x1d3},
+       {0x220008, 0x9c},
+       {0x20088, 0x9},
+       {0x200b2, 0x10c},
+       {0x10043, 0x5a1},
+       {0x10143, 0x5a1},
+       {0x11043, 0x5a1},
+       {0x11143, 0x5a1},
+       {0x1200b2, 0x10c},
+       {0x110043, 0x5a1},
+       {0x110143, 0x5a1},
+       {0x111043, 0x5a1},
+       {0x111143, 0x5a1},
+       {0x2200b2, 0x10c},
+       {0x210043, 0x5a1},
+       {0x210143, 0x5a1},
+       {0x211043, 0x5a1},
+       {0x211143, 0x5a1},
+       {0x200fa, 0x2},
+       {0x1200fa, 0x2},
+       {0x2200fa, 0x2},
+       {0x20019, 0x1},
+       {0x120019, 0x1},
+       {0x220019, 0x1},
+       {0x200f0, 0x600},
+       {0x200f1, 0x0},
+       {0x200f2, 0x4444},
+       {0x200f3, 0x8888},
+       {0x200f4, 0x5655},
+       {0x200f5, 0x0},
+       {0x200f6, 0x0},
+       {0x200f7, 0xf000},
+       {0x1004a, 0x500},
+       {0x1104a, 0x500},
+       {0x20025, 0x0},
+       {0x2002d, 0x0},
+       {0x12002d, 0x0},
+       {0x22002d, 0x0},
+       {0x2002c, 0x0},
+       {0x20021, 0x0},
+       {0x200c7, 0x21},
+       {0x1200c7, 0x21},
+       {0x200ca, 0x24},
+       {0x1200ca, 0x24},
+};
+
+/* ddr phy trained csr */
+static struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
+       {0x1005f, 0x0},
+       {0x1015f, 0x0},
+       {0x1105f, 0x0},
+       {0x1115f, 0x0},
+       {0x11005f, 0x0},
+       {0x11015f, 0x0},
+       {0x11105f, 0x0},
+       {0x11115f, 0x0},
+       {0x21005f, 0x0},
+       {0x21015f, 0x0},
+       {0x21105f, 0x0},
+       {0x21115f, 0x0},
+       {0x55, 0x0},
+       {0x1055, 0x0},
+       {0x2055, 0x0},
+       {0x200c5, 0x0},
+       {0x1200c5, 0x0},
+       {0x2200c5, 0x0},
+       {0x2002e, 0x0},
+       {0x12002e, 0x0},
+       {0x22002e, 0x0},
+       {0x90204, 0x0},
+       {0x190204, 0x0},
+       {0x290204, 0x0},
+       {0x20024, 0x0},
+       {0x2003a, 0x0},
+       {0x2007d, 0x0},
+       {0x2007c, 0x0},
+       {0x120024, 0x0},
+       {0x12007d, 0x0},
+       {0x12007c, 0x0},
+       {0x220024, 0x0},
+       {0x22007d, 0x0},
+       {0x22007c, 0x0},
+       {0x20056, 0x0},
+       {0x120056, 0x0},
+       {0x220056, 0x0},
+       {0x1004d, 0x0},
+       {0x1014d, 0x0},
+       {0x1104d, 0x0},
+       {0x1114d, 0x0},
+       {0x11004d, 0x0},
+       {0x11014d, 0x0},
+       {0x11104d, 0x0},
+       {0x11114d, 0x0},
+       {0x21004d, 0x0},
+       {0x21014d, 0x0},
+       {0x21104d, 0x0},
+       {0x21114d, 0x0},
+       {0x10049, 0x0},
+       {0x10149, 0x0},
+       {0x11049, 0x0},
+       {0x11149, 0x0},
+       {0x110049, 0x0},
+       {0x110149, 0x0},
+       {0x111049, 0x0},
+       {0x111149, 0x0},
+       {0x210049, 0x0},
+       {0x210149, 0x0},
+       {0x211049, 0x0},
+       {0x211149, 0x0},
+       {0x43, 0x0},
+       {0x1043, 0x0},
+       {0x2043, 0x0},
+       {0x20018, 0x0},
+       {0x20075, 0x0},
+       {0x20050, 0x0},
+       {0x2009b, 0x0},
+       {0x20008, 0x0},
+       {0x120008, 0x0},
+       {0x220008, 0x0},
+       {0x20088, 0x0},
+       {0x200b2, 0x0},
+       {0x10043, 0x0},
+       {0x10143, 0x0},
+       {0x11043, 0x0},
+       {0x11143, 0x0},
+       {0x1200b2, 0x0},
+       {0x110043, 0x0},
+       {0x110143, 0x0},
+       {0x111043, 0x0},
+       {0x111143, 0x0},
+       {0x2200b2, 0x0},
+       {0x210043, 0x0},
+       {0x210143, 0x0},
+       {0x211043, 0x0},
+       {0x211143, 0x0},
+       {0x200fa, 0x0},
+       {0x1200fa, 0x0},
+       {0x2200fa, 0x0},
+       {0x20019, 0x0},
+       {0x120019, 0x0},
+       {0x220019, 0x0},
+       {0x200f0, 0x0},
+       {0x200f1, 0x0},
+       {0x200f2, 0x0},
+       {0x200f3, 0x0},
+       {0x200f4, 0x0},
+       {0x200f5, 0x0},
+       {0x200f6, 0x0},
+       {0x200f7, 0x0},
+       {0x1004a, 0x0},
+       {0x1104a, 0x0},
+       {0x20025, 0x0},
+       {0x2002d, 0x0},
+       {0x12002d, 0x0},
+       {0x22002d, 0x0},
+       {0x2002c, 0x0},
+       {0xd0000, 0x0},
+       {0x90000, 0x0},
+       {0x90001, 0x0},
+       {0x90002, 0x0},
+       {0x90003, 0x0},
+       {0x90004, 0x0},
+       {0x90005, 0x0},
+       {0x90029, 0x0},
+       {0x9002a, 0x0},
+       {0x9002b, 0x0},
+       {0x9002c, 0x0},
+       {0x9002d, 0x0},
+       {0x9002e, 0x0},
+       {0x9002f, 0x0},
+       {0x90030, 0x0},
+       {0x90031, 0x0},
+       {0x90032, 0x0},
+       {0x90033, 0x0},
+       {0x90034, 0x0},
+       {0x90035, 0x0},
+       {0x90036, 0x0},
+       {0x90037, 0x0},
+       {0x90038, 0x0},
+       {0x90039, 0x0},
+       {0x9003a, 0x0},
+       {0x9003b, 0x0},
+       {0x9003c, 0x0},
+       {0x9003d, 0x0},
+       {0x9003e, 0x0},
+       {0x9003f, 0x0},
+       {0x90040, 0x0},
+       {0x90041, 0x0},
+       {0x90042, 0x0},
+       {0x90043, 0x0},
+       {0x90044, 0x0},
+       {0x90045, 0x0},
+       {0x90046, 0x0},
+       {0x90047, 0x0},
+       {0x90048, 0x0},
+       {0x90049, 0x0},
+       {0x9004a, 0x0},
+       {0x9004b, 0x0},
+       {0x9004c, 0x0},
+       {0x9004d, 0x0},
+       {0x9004e, 0x0},
+       {0x9004f, 0x0},
+       {0x90050, 0x0},
+       {0x90051, 0x0},
+       {0x90052, 0x0},
+       {0x90053, 0x0},
+       {0x90054, 0x0},
+       {0x90055, 0x0},
+       {0x90056, 0x0},
+       {0x90057, 0x0},
+       {0x90058, 0x0},
+       {0x90059, 0x0},
+       {0x9005a, 0x0},
+       {0x9005b, 0x0},
+       {0x9005c, 0x0},
+       {0x9005d, 0x0},
+       {0x9005e, 0x0},
+       {0x9005f, 0x0},
+       {0x90060, 0x0},
+       {0x90061, 0x0},
+       {0x90062, 0x0},
+       {0x90063, 0x0},
+       {0x90064, 0x0},
+       {0x90065, 0x0},
+       {0x90066, 0x0},
+       {0x90067, 0x0},
+       {0x90068, 0x0},
+       {0x90069, 0x0},
+       {0x9006a, 0x0},
+       {0x9006b, 0x0},
+       {0x9006c, 0x0},
+       {0x9006d, 0x0},
+       {0x9006e, 0x0},
+       {0x9006f, 0x0},
+       {0x90070, 0x0},
+       {0x90071, 0x0},
+       {0x90072, 0x0},
+       {0x90073, 0x0},
+       {0x90074, 0x0},
+       {0x90075, 0x0},
+       {0x90076, 0x0},
+       {0x90077, 0x0},
+       {0x90078, 0x0},
+       {0x90079, 0x0},
+       {0x9007a, 0x0},
+       {0x9007b, 0x0},
+       {0x9007c, 0x0},
+       {0x9007d, 0x0},
+       {0x9007e, 0x0},
+       {0x9007f, 0x0},
+       {0x90080, 0x0},
+       {0x90081, 0x0},
+       {0x90082, 0x0},
+       {0x90083, 0x0},
+       {0x90084, 0x0},
+       {0x90085, 0x0},
+       {0x90086, 0x0},
+       {0x90087, 0x0},
+       {0x90088, 0x0},
+       {0x90089, 0x0},
+       {0x9008a, 0x0},
+       {0x9008b, 0x0},
+       {0x9008c, 0x0},
+       {0x9008d, 0x0},
+       {0x9008e, 0x0},
+       {0x9008f, 0x0},
+       {0x90090, 0x0},
+       {0x90091, 0x0},
+       {0x90092, 0x0},
+       {0x90093, 0x0},
+       {0x90094, 0x0},
+       {0x90095, 0x0},
+       {0x90096, 0x0},
+       {0x90097, 0x0},
+       {0x90098, 0x0},
+       {0x90099, 0x0},
+       {0x9009a, 0x0},
+       {0x9009b, 0x0},
+       {0x9009c, 0x0},
+       {0x9009d, 0x0},
+       {0x9009e, 0x0},
+       {0x9009f, 0x0},
+       {0x900a0, 0x0},
+       {0x900a1, 0x0},
+       {0x900a2, 0x0},
+       {0x900a3, 0x0},
+       {0x900a4, 0x0},
+       {0x900a5, 0x0},
+       {0x900a6, 0x0},
+       {0x900a7, 0x0},
+       {0x900a8, 0x0},
+       {0x900a9, 0x0},
+       {0x40000, 0x0},
+       {0x40020, 0x0},
+       {0x40040, 0x0},
+       {0x40060, 0x0},
+       {0x40001, 0x0},
+       {0x40021, 0x0},
+       {0x40041, 0x0},
+       {0x40061, 0x0},
+       {0x40002, 0x0},
+       {0x40022, 0x0},
+       {0x40042, 0x0},
+       {0x40062, 0x0},
+       {0x40003, 0x0},
+       {0x40023, 0x0},
+       {0x40043, 0x0},
+       {0x40063, 0x0},
+       {0x40004, 0x0},
+       {0x40024, 0x0},
+       {0x40044, 0x0},
+       {0x40064, 0x0},
+       {0x40005, 0x0},
+       {0x40025, 0x0},
+       {0x40045, 0x0},
+       {0x40065, 0x0},
+       {0x40006, 0x0},
+       {0x40026, 0x0},
+       {0x40046, 0x0},
+       {0x40066, 0x0},
+       {0x40007, 0x0},
+       {0x40027, 0x0},
+       {0x40047, 0x0},
+       {0x40067, 0x0},
+       {0x40008, 0x0},
+       {0x40028, 0x0},
+       {0x40048, 0x0},
+       {0x40068, 0x0},
+       {0x40009, 0x0},
+       {0x40029, 0x0},
+       {0x40049, 0x0},
+       {0x40069, 0x0},
+       {0x4000a, 0x0},
+       {0x4002a, 0x0},
+       {0x4004a, 0x0},
+       {0x4006a, 0x0},
+       {0x4000b, 0x0},
+       {0x4002b, 0x0},
+       {0x4004b, 0x0},
+       {0x4006b, 0x0},
+       {0x4000c, 0x0},
+       {0x4002c, 0x0},
+       {0x4004c, 0x0},
+       {0x4006c, 0x0},
+       {0x4000d, 0x0},
+       {0x4002d, 0x0},
+       {0x4004d, 0x0},
+       {0x4006d, 0x0},
+       {0x4000e, 0x0},
+       {0x4002e, 0x0},
+       {0x4004e, 0x0},
+       {0x4006e, 0x0},
+       {0x4000f, 0x0},
+       {0x4002f, 0x0},
+       {0x4004f, 0x0},
+       {0x4006f, 0x0},
+       {0x40010, 0x0},
+       {0x40030, 0x0},
+       {0x40050, 0x0},
+       {0x40070, 0x0},
+       {0x40011, 0x0},
+       {0x40031, 0x0},
+       {0x40051, 0x0},
+       {0x40071, 0x0},
+       {0x40012, 0x0},
+       {0x40032, 0x0},
+       {0x40052, 0x0},
+       {0x40072, 0x0},
+       {0x40013, 0x0},
+       {0x40033, 0x0},
+       {0x40053, 0x0},
+       {0x40073, 0x0},
+       {0x40014, 0x0},
+       {0x40034, 0x0},
+       {0x40054, 0x0},
+       {0x40074, 0x0},
+       {0x40015, 0x0},
+       {0x40035, 0x0},
+       {0x40055, 0x0},
+       {0x40075, 0x0},
+       {0x40016, 0x0},
+       {0x40036, 0x0},
+       {0x40056, 0x0},
+       {0x40076, 0x0},
+       {0x40017, 0x0},
+       {0x40037, 0x0},
+       {0x40057, 0x0},
+       {0x40077, 0x0},
+       {0x40018, 0x0},
+       {0x40038, 0x0},
+       {0x40058, 0x0},
+       {0x40078, 0x0},
+       {0x40019, 0x0},
+       {0x40039, 0x0},
+       {0x40059, 0x0},
+       {0x40079, 0x0},
+       {0x4001a, 0x0},
+       {0x4003a, 0x0},
+       {0x4005a, 0x0},
+       {0x4007a, 0x0},
+       {0x900aa, 0x0},
+       {0x900ab, 0x0},
+       {0x900ac, 0x0},
+       {0x900ad, 0x0},
+       {0x900ae, 0x0},
+       {0x900af, 0x0},
+       {0x900b0, 0x0},
+       {0x900b1, 0x0},
+       {0x900b2, 0x0},
+       {0x900b3, 0x0},
+       {0x900b4, 0x0},
+       {0x900b5, 0x0},
+       {0x900b6, 0x0},
+       {0x900b7, 0x0},
+       {0x900b8, 0x0},
+       {0x900b9, 0x0},
+       {0x900ba, 0x0},
+       {0x900bb, 0x0},
+       {0x900bc, 0x0},
+       {0x900bd, 0x0},
+       {0x900be, 0x0},
+       {0x900bf, 0x0},
+       {0x900c0, 0x0},
+       {0x900c1, 0x0},
+       {0x900c2, 0x0},
+       {0x900c3, 0x0},
+       {0x900c4, 0x0},
+       {0x900c5, 0x0},
+       {0x900c6, 0x0},
+       {0x900c7, 0x0},
+       {0x900c8, 0x0},
+       {0x900c9, 0x0},
+       {0x900ca, 0x0},
+       {0x900cb, 0x0},
+       {0x900cc, 0x0},
+       {0x900cd, 0x0},
+       {0x900ce, 0x0},
+       {0x900cf, 0x0},
+       {0x900d0, 0x0},
+       {0x900d1, 0x0},
+       {0x900d2, 0x0},
+       {0x900d3, 0x0},
+       {0x900d4, 0x0},
+       {0x900d5, 0x0},
+       {0x900d6, 0x0},
+       {0x900d7, 0x0},
+       {0x900d8, 0x0},
+       {0x900d9, 0x0},
+       {0x900da, 0x0},
+       {0x900db, 0x0},
+       {0x900dc, 0x0},
+       {0x900dd, 0x0},
+       {0x900de, 0x0},
+       {0x900df, 0x0},
+       {0x900e0, 0x0},
+       {0x900e1, 0x0},
+       {0x900e2, 0x0},
+       {0x900e3, 0x0},
+       {0x900e4, 0x0},
+       {0x900e5, 0x0},
+       {0x900e6, 0x0},
+       {0x900e7, 0x0},
+       {0x900e8, 0x0},
+       {0x900e9, 0x0},
+       {0x900ea, 0x0},
+       {0x900eb, 0x0},
+       {0x900ec, 0x0},
+       {0x900ed, 0x0},
+       {0x900ee, 0x0},
+       {0x900ef, 0x0},
+       {0x900f0, 0x0},
+       {0x900f1, 0x0},
+       {0x900f2, 0x0},
+       {0x900f3, 0x0},
+       {0x900f4, 0x0},
+       {0x900f5, 0x0},
+       {0x900f6, 0x0},
+       {0x900f7, 0x0},
+       {0x900f8, 0x0},
+       {0x900f9, 0x0},
+       {0x900fa, 0x0},
+       {0x900fb, 0x0},
+       {0x900fc, 0x0},
+       {0x900fd, 0x0},
+       {0x900fe, 0x0},
+       {0x900ff, 0x0},
+       {0x90100, 0x0},
+       {0x90101, 0x0},
+       {0x90102, 0x0},
+       {0x90103, 0x0},
+       {0x90104, 0x0},
+       {0x90105, 0x0},
+       {0x90106, 0x0},
+       {0x90107, 0x0},
+       {0x90108, 0x0},
+       {0x90109, 0x0},
+       {0x9010a, 0x0},
+       {0x9010b, 0x0},
+       {0x9010c, 0x0},
+       {0x9010d, 0x0},
+       {0x9010e, 0x0},
+       {0x9010f, 0x0},
+       {0x90110, 0x0},
+       {0x90111, 0x0},
+       {0x90112, 0x0},
+       {0x90113, 0x0},
+       {0x90114, 0x0},
+       {0x90115, 0x0},
+       {0x90116, 0x0},
+       {0x90117, 0x0},
+       {0x90118, 0x0},
+       {0x90119, 0x0},
+       {0x9011a, 0x0},
+       {0x9011b, 0x0},
+       {0x9011c, 0x0},
+       {0x9011d, 0x0},
+       {0x9011e, 0x0},
+       {0x9011f, 0x0},
+       {0x90120, 0x0},
+       {0x90121, 0x0},
+       {0x90122, 0x0},
+       {0x90123, 0x0},
+       {0x90124, 0x0},
+       {0x90125, 0x0},
+       {0x90126, 0x0},
+       {0x90127, 0x0},
+       {0x90128, 0x0},
+       {0x90129, 0x0},
+       {0x9012a, 0x0},
+       {0x9012b, 0x0},
+       {0x9012c, 0x0},
+       {0x9012d, 0x0},
+       {0x9012e, 0x0},
+       {0x9012f, 0x0},
+       {0x90130, 0x0},
+       {0x90131, 0x0},
+       {0x90132, 0x0},
+       {0x90133, 0x0},
+       {0x90134, 0x0},
+       {0x90135, 0x0},
+       {0x90136, 0x0},
+       {0x90137, 0x0},
+       {0x90138, 0x0},
+       {0x90139, 0x0},
+       {0x9013a, 0x0},
+       {0x9013b, 0x0},
+       {0x9013c, 0x0},
+       {0x9013d, 0x0},
+       {0x9013e, 0x0},
+       {0x9013f, 0x0},
+       {0x90140, 0x0},
+       {0x90141, 0x0},
+       {0x90142, 0x0},
+       {0x90143, 0x0},
+       {0x90144, 0x0},
+       {0x90145, 0x0},
+       {0x90146, 0x0},
+       {0x90147, 0x0},
+       {0x90148, 0x0},
+       {0x90149, 0x0},
+       {0x9014a, 0x0},
+       {0x9014b, 0x0},
+       {0x9014c, 0x0},
+       {0x9014d, 0x0},
+       {0x9014e, 0x0},
+       {0x9014f, 0x0},
+       {0x90150, 0x0},
+       {0x90151, 0x0},
+       {0x90152, 0x0},
+       {0x90153, 0x0},
+       {0x90154, 0x0},
+       {0x90155, 0x0},
+       {0x90156, 0x0},
+       {0x90157, 0x0},
+       {0x90158, 0x0},
+       {0x90159, 0x0},
+       {0x9015a, 0x0},
+       {0x9015b, 0x0},
+       {0x9015c, 0x0},
+       {0x9015d, 0x0},
+       {0x9015e, 0x0},
+       {0x9015f, 0x0},
+       {0x90160, 0x0},
+       {0x90161, 0x0},
+       {0x90162, 0x0},
+       {0x90163, 0x0},
+       {0x90164, 0x0},
+       {0x90165, 0x0},
+       {0x90166, 0x0},
+       {0x90167, 0x0},
+       {0x90168, 0x0},
+       {0x90169, 0x0},
+       {0x9016a, 0x0},
+       {0x9016b, 0x0},
+       {0x9016c, 0x0},
+       {0x9016d, 0x0},
+       {0x9016e, 0x0},
+       {0x9016f, 0x0},
+       {0x90170, 0x0},
+       {0x90171, 0x0},
+       {0x90172, 0x0},
+       {0x90173, 0x0},
+       {0x90174, 0x0},
+       {0x90175, 0x0},
+       {0x90176, 0x0},
+       {0x90177, 0x0},
+       {0x90178, 0x0},
+       {0x90179, 0x0},
+       {0x9017a, 0x0},
+       {0x9017b, 0x0},
+       {0x9017c, 0x0},
+       {0x9017d, 0x0},
+       {0x9017e, 0x0},
+       {0x9017f, 0x0},
+       {0x90180, 0x0},
+       {0x90181, 0x0},
+       {0x90182, 0x0},
+       {0x90183, 0x0},
+       {0x90184, 0x0},
+       {0x90006, 0x0},
+       {0x90007, 0x0},
+       {0x90008, 0x0},
+       {0x90009, 0x0},
+       {0x9000a, 0x0},
+       {0x9000b, 0x0},
+       {0xd00e7, 0x0},
+       {0x90017, 0x0},
+       {0x9001f, 0x0},
+       {0x90026, 0x0},
+       {0x400d0, 0x0},
+       {0x400d1, 0x0},
+       {0x400d2, 0x0},
+       {0x400d3, 0x0},
+       {0x400d4, 0x0},
+       {0x400d5, 0x0},
+       {0x400d6, 0x0},
+       {0x400d7, 0x0},
+       {0x200be, 0x0},
+       {0x2000b, 0x0},
+       {0x2000c, 0x0},
+       {0x2000d, 0x0},
+       {0x2000e, 0x0},
+       {0x12000b, 0x0},
+       {0x12000c, 0x0},
+       {0x12000d, 0x0},
+       {0x12000e, 0x0},
+       {0x22000b, 0x0},
+       {0x22000c, 0x0},
+       {0x22000d, 0x0},
+       {0x22000e, 0x0},
+       {0x9000c, 0x0},
+       {0x9000d, 0x0},
+       {0x9000e, 0x0},
+       {0x9000f, 0x0},
+       {0x90010, 0x0},
+       {0x90011, 0x0},
+       {0x90012, 0x0},
+       {0x90013, 0x0},
+       {0x20010, 0x0},
+       {0x20011, 0x0},
+       {0x120010, 0x0},
+       {0x120011, 0x0},
+       {0x40080, 0x0},
+       {0x40081, 0x0},
+       {0x40082, 0x0},
+       {0x40083, 0x0},
+       {0x40084, 0x0},
+       {0x40085, 0x0},
+       {0x140080, 0x0},
+       {0x140081, 0x0},
+       {0x140082, 0x0},
+       {0x140083, 0x0},
+       {0x140084, 0x0},
+       {0x140085, 0x0},
+       {0x240080, 0x0},
+       {0x240081, 0x0},
+       {0x240082, 0x0},
+       {0x240083, 0x0},
+       {0x240084, 0x0},
+       {0x240085, 0x0},
+       {0x400fd, 0x0},
+       {0x400f1, 0x0},
+       {0x10011, 0x0},
+       {0x10012, 0x0},
+       {0x10013, 0x0},
+       {0x10018, 0x0},
+       {0x10002, 0x0},
+       {0x100b2, 0x0},
+       {0x101b4, 0x0},
+       {0x102b4, 0x0},
+       {0x103b4, 0x0},
+       {0x104b4, 0x0},
+       {0x105b4, 0x0},
+       {0x106b4, 0x0},
+       {0x107b4, 0x0},
+       {0x108b4, 0x0},
+       {0x11011, 0x0},
+       {0x11012, 0x0},
+       {0x11013, 0x0},
+       {0x11018, 0x0},
+       {0x11002, 0x0},
+       {0x110b2, 0x0},
+       {0x111b4, 0x0},
+       {0x112b4, 0x0},
+       {0x113b4, 0x0},
+       {0x114b4, 0x0},
+       {0x115b4, 0x0},
+       {0x116b4, 0x0},
+       {0x117b4, 0x0},
+       {0x118b4, 0x0},
+       {0x20089, 0x0},
+       {0xc0080, 0x0},
+       {0x200cb, 0x0},
+       {0x10068, 0x0},
+       {0x10069, 0x0},
+       {0x10168, 0x0},
+       {0x10169, 0x0},
+       {0x10268, 0x0},
+       {0x10269, 0x0},
+       {0x10368, 0x0},
+       {0x10369, 0x0},
+       {0x10468, 0x0},
+       {0x10469, 0x0},
+       {0x10568, 0x0},
+       {0x10569, 0x0},
+       {0x10668, 0x0},
+       {0x10669, 0x0},
+       {0x10768, 0x0},
+       {0x10769, 0x0},
+       {0x10868, 0x0},
+       {0x10869, 0x0},
+       {0x100aa, 0x0},
+       {0x10062, 0x0},
+       {0x10001, 0x0},
+       {0x100a0, 0x0},
+       {0x100a1, 0x0},
+       {0x100a2, 0x0},
+       {0x100a3, 0x0},
+       {0x100a4, 0x0},
+       {0x100a5, 0x0},
+       {0x100a6, 0x0},
+       {0x100a7, 0x0},
+       {0x11068, 0x0},
+       {0x11069, 0x0},
+       {0x11168, 0x0},
+       {0x11169, 0x0},
+       {0x11268, 0x0},
+       {0x11269, 0x0},
+       {0x11368, 0x0},
+       {0x11369, 0x0},
+       {0x11468, 0x0},
+       {0x11469, 0x0},
+       {0x11568, 0x0},
+       {0x11569, 0x0},
+       {0x11668, 0x0},
+       {0x11669, 0x0},
+       {0x11768, 0x0},
+       {0x11769, 0x0},
+       {0x11868, 0x0},
+       {0x11869, 0x0},
+       {0x110aa, 0x0},
+       {0x11062, 0x0},
+       {0x11001, 0x0},
+       {0x110a0, 0x0},
+       {0x110a1, 0x0},
+       {0x110a2, 0x0},
+       {0x110a3, 0x0},
+       {0x110a4, 0x0},
+       {0x110a5, 0x0},
+       {0x110a6, 0x0},
+       {0x110a7, 0x0},
+       {0x80, 0x0},
+       {0x1080, 0x0},
+       {0x2080, 0x0},
+       {0x10020, 0x0},
+       {0x10080, 0x0},
+       {0x10081, 0x0},
+       {0x100d0, 0x0},
+       {0x100d1, 0x0},
+       {0x1008c, 0x0},
+       {0x1008d, 0x0},
+       {0x10180, 0x0},
+       {0x10181, 0x0},
+       {0x101d0, 0x0},
+       {0x101d1, 0x0},
+       {0x1018c, 0x0},
+       {0x1018d, 0x0},
+       {0x100c0, 0x0},
+       {0x100c1, 0x0},
+       {0x101c0, 0x0},
+       {0x101c1, 0x0},
+       {0x102c0, 0x0},
+       {0x102c1, 0x0},
+       {0x103c0, 0x0},
+       {0x103c1, 0x0},
+       {0x104c0, 0x0},
+       {0x104c1, 0x0},
+       {0x105c0, 0x0},
+       {0x105c1, 0x0},
+       {0x106c0, 0x0},
+       {0x106c1, 0x0},
+       {0x107c0, 0x0},
+       {0x107c1, 0x0},
+       {0x108c0, 0x0},
+       {0x108c1, 0x0},
+       {0x100ae, 0x0},
+       {0x100af, 0x0},
+       {0x11020, 0x0},
+       {0x11080, 0x0},
+       {0x11081, 0x0},
+       {0x110d0, 0x0},
+       {0x110d1, 0x0},
+       {0x1108c, 0x0},
+       {0x1108d, 0x0},
+       {0x11180, 0x0},
+       {0x11181, 0x0},
+       {0x111d0, 0x0},
+       {0x111d1, 0x0},
+       {0x1118c, 0x0},
+       {0x1118d, 0x0},
+       {0x110c0, 0x0},
+       {0x110c1, 0x0},
+       {0x111c0, 0x0},
+       {0x111c1, 0x0},
+       {0x112c0, 0x0},
+       {0x112c1, 0x0},
+       {0x113c0, 0x0},
+       {0x113c1, 0x0},
+       {0x114c0, 0x0},
+       {0x114c1, 0x0},
+       {0x115c0, 0x0},
+       {0x115c1, 0x0},
+       {0x116c0, 0x0},
+       {0x116c1, 0x0},
+       {0x117c0, 0x0},
+       {0x117c1, 0x0},
+       {0x118c0, 0x0},
+       {0x118c1, 0x0},
+       {0x110ae, 0x0},
+       {0x110af, 0x0},
+       {0x90201, 0x0},
+       {0x90202, 0x0},
+       {0x90203, 0x0},
+       {0x90205, 0x0},
+       {0x90206, 0x0},
+       {0x90207, 0x0},
+       {0x90208, 0x0},
+       {0x20020, 0x0},
+       {0x100080, 0x0},
+       {0x101080, 0x0},
+       {0x102080, 0x0},
+       {0x110020, 0x0},
+       {0x110080, 0x0},
+       {0x110081, 0x0},
+       {0x1100d0, 0x0},
+       {0x1100d1, 0x0},
+       {0x11008c, 0x0},
+       {0x11008d, 0x0},
+       {0x110180, 0x0},
+       {0x110181, 0x0},
+       {0x1101d0, 0x0},
+       {0x1101d1, 0x0},
+       {0x11018c, 0x0},
+       {0x11018d, 0x0},
+       {0x1100c0, 0x0},
+       {0x1100c1, 0x0},
+       {0x1101c0, 0x0},
+       {0x1101c1, 0x0},
+       {0x1102c0, 0x0},
+       {0x1102c1, 0x0},
+       {0x1103c0, 0x0},
+       {0x1103c1, 0x0},
+       {0x1104c0, 0x0},
+       {0x1104c1, 0x0},
+       {0x1105c0, 0x0},
+       {0x1105c1, 0x0},
+       {0x1106c0, 0x0},
+       {0x1106c1, 0x0},
+       {0x1107c0, 0x0},
+       {0x1107c1, 0x0},
+       {0x1108c0, 0x0},
+       {0x1108c1, 0x0},
+       {0x1100ae, 0x0},
+       {0x1100af, 0x0},
+       {0x111020, 0x0},
+       {0x111080, 0x0},
+       {0x111081, 0x0},
+       {0x1110d0, 0x0},
+       {0x1110d1, 0x0},
+       {0x11108c, 0x0},
+       {0x11108d, 0x0},
+       {0x111180, 0x0},
+       {0x111181, 0x0},
+       {0x1111d0, 0x0},
+       {0x1111d1, 0x0},
+       {0x11118c, 0x0},
+       {0x11118d, 0x0},
+       {0x1110c0, 0x0},
+       {0x1110c1, 0x0},
+       {0x1111c0, 0x0},
+       {0x1111c1, 0x0},
+       {0x1112c0, 0x0},
+       {0x1112c1, 0x0},
+       {0x1113c0, 0x0},
+       {0x1113c1, 0x0},
+       {0x1114c0, 0x0},
+       {0x1114c1, 0x0},
+       {0x1115c0, 0x0},
+       {0x1115c1, 0x0},
+       {0x1116c0, 0x0},
+       {0x1116c1, 0x0},
+       {0x1117c0, 0x0},
+       {0x1117c1, 0x0},
+       {0x1118c0, 0x0},
+       {0x1118c1, 0x0},
+       {0x1110ae, 0x0},
+       {0x1110af, 0x0},
+       {0x190201, 0x0},
+       {0x190202, 0x0},
+       {0x190203, 0x0},
+       {0x190205, 0x0},
+       {0x190206, 0x0},
+       {0x190207, 0x0},
+       {0x190208, 0x0},
+       {0x120020, 0x0},
+       {0x200080, 0x0},
+       {0x201080, 0x0},
+       {0x202080, 0x0},
+       {0x210020, 0x0},
+       {0x210080, 0x0},
+       {0x210081, 0x0},
+       {0x2100d0, 0x0},
+       {0x2100d1, 0x0},
+       {0x21008c, 0x0},
+       {0x21008d, 0x0},
+       {0x210180, 0x0},
+       {0x210181, 0x0},
+       {0x2101d0, 0x0},
+       {0x2101d1, 0x0},
+       {0x21018c, 0x0},
+       {0x21018d, 0x0},
+       {0x2100c0, 0x0},
+       {0x2100c1, 0x0},
+       {0x2101c0, 0x0},
+       {0x2101c1, 0x0},
+       {0x2102c0, 0x0},
+       {0x2102c1, 0x0},
+       {0x2103c0, 0x0},
+       {0x2103c1, 0x0},
+       {0x2104c0, 0x0},
+       {0x2104c1, 0x0},
+       {0x2105c0, 0x0},
+       {0x2105c1, 0x0},
+       {0x2106c0, 0x0},
+       {0x2106c1, 0x0},
+       {0x2107c0, 0x0},
+       {0x2107c1, 0x0},
+       {0x2108c0, 0x0},
+       {0x2108c1, 0x0},
+       {0x2100ae, 0x0},
+       {0x2100af, 0x0},
+       {0x211020, 0x0},
+       {0x211080, 0x0},
+       {0x211081, 0x0},
+       {0x2110d0, 0x0},
+       {0x2110d1, 0x0},
+       {0x21108c, 0x0},
+       {0x21108d, 0x0},
+       {0x211180, 0x0},
+       {0x211181, 0x0},
+       {0x2111d0, 0x0},
+       {0x2111d1, 0x0},
+       {0x21118c, 0x0},
+       {0x21118d, 0x0},
+       {0x2110c0, 0x0},
+       {0x2110c1, 0x0},
+       {0x2111c0, 0x0},
+       {0x2111c1, 0x0},
+       {0x2112c0, 0x0},
+       {0x2112c1, 0x0},
+       {0x2113c0, 0x0},
+       {0x2113c1, 0x0},
+       {0x2114c0, 0x0},
+       {0x2114c1, 0x0},
+       {0x2115c0, 0x0},
+       {0x2115c1, 0x0},
+       {0x2116c0, 0x0},
+       {0x2116c1, 0x0},
+       {0x2117c0, 0x0},
+       {0x2117c1, 0x0},
+       {0x2118c0, 0x0},
+       {0x2118c1, 0x0},
+       {0x2110ae, 0x0},
+       {0x2110af, 0x0},
+       {0x290201, 0x0},
+       {0x290202, 0x0},
+       {0x290203, 0x0},
+       {0x290205, 0x0},
+       {0x290206, 0x0},
+       {0x290207, 0x0},
+       {0x290208, 0x0},
+       {0x220020, 0x0},
+       {0x20077, 0x0},
+       {0x20072, 0x0},
+       {0x20073, 0x0},
+       {0x400c0, 0x0},
+       {0x10040, 0x0},
+       {0x10140, 0x0},
+       {0x10240, 0x0},
+       {0x10340, 0x0},
+       {0x10440, 0x0},
+       {0x10540, 0x0},
+       {0x10640, 0x0},
+       {0x10740, 0x0},
+       {0x10840, 0x0},
+       {0x11040, 0x0},
+       {0x11140, 0x0},
+       {0x11240, 0x0},
+       {0x11340, 0x0},
+       {0x11440, 0x0},
+       {0x11540, 0x0},
+       {0x11640, 0x0},
+       {0x11740, 0x0},
+       {0x11840, 0x0},
+};
+
+/* P0 message block parameter for training firmware */
+static struct dram_cfg_param ddr_fsp0_cfg[] = {
+       {0xd0000, 0x0},
+       {0x54003, 0xe94},
+       {0x54004, 0x4},
+       {0x54006, 0x15},
+       {0x54008, 0x131f},
+       {0x54009, 0xc8},
+       {0x5400b, 0x4},
+       {0x5400d, 0x100},
+       {0x5400f, 0x100},
+       {0x54012, 0x110},
+       {0x54019, 0x36e4},
+       {0x5401a, 0x32},
+       {0x5401b, 0x1146},
+       {0x5401c, 0x1108},
+       {0x5401e, 0x4},
+       {0x5401f, 0x36e4},
+       {0x54020, 0x32},
+       {0x54021, 0x1146},
+       {0x54022, 0x1108},
+       {0x54024, 0x4},
+       {0x54032, 0xe400},
+       {0x54033, 0x3236},
+       {0x54034, 0x4600},
+       {0x54035, 0x811},
+       {0x54036, 0x11},
+       {0x54037, 0x400},
+       {0x54038, 0xe400},
+       {0x54039, 0x3236},
+       {0x5403a, 0x4600},
+       {0x5403b, 0x811},
+       {0x5403c, 0x11},
+       {0x5403d, 0x400},
+       {0xd0000, 0x1}
+};
+
+/* P1 message block parameter for training firmware */
+static struct dram_cfg_param ddr_fsp1_cfg[] = {
+       {0xd0000, 0x0},
+       {0x54002, 0x1},
+       {0x54003, 0x74a},
+       {0x54004, 0x4},
+       {0x54006, 0x15},
+       {0x54008, 0x121f},
+       {0x54009, 0xc8},
+       {0x5400b, 0x4},
+       {0x5400d, 0x100},
+       {0x5400f, 0x100},
+       {0x54012, 0x110},
+       {0x54019, 0x1bb4},
+       {0x5401a, 0x32},
+       {0x5401b, 0x1146},
+       {0x5401c, 0x1108},
+       {0x5401e, 0x4},
+       {0x5401f, 0x1bb4},
+       {0x54020, 0x32},
+       {0x54021, 0x1146},
+       {0x54022, 0x1108},
+       {0x54024, 0x4},
+       {0x54032, 0xb400},
+       {0x54033, 0x321b},
+       {0x54034, 0x4600},
+       {0x54035, 0x811},
+       {0x54036, 0x11},
+       {0x54037, 0x400},
+       {0x54038, 0xb400},
+       {0x54039, 0x321b},
+       {0x5403a, 0x4600},
+       {0x5403b, 0x811},
+       {0x5403c, 0x11},
+       {0x5403d, 0x400},
+       {0xd0000, 0x1}
+};
+
+/* P2 message block parameter for training firmware */
+static struct dram_cfg_param ddr_fsp2_cfg[] = {
+       {0xd0000, 0x0},
+       {0x54002, 0x102},
+       {0x54003, 0x270},
+       {0x54004, 0x4},
+       {0x54006, 0x15},
+       {0x54008, 0x121f},
+       {0x54009, 0xc8},
+       {0x5400b, 0x4},
+       {0x5400d, 0x100},
+       {0x5400f, 0x100},
+       {0x54012, 0x110},
+       {0x54019, 0x994},
+       {0x5401a, 0x32},
+       {0x5401b, 0x1146},
+       {0x5401c, 0x1100},
+       {0x5401e, 0x4},
+       {0x5401f, 0x994},
+       {0x54020, 0x32},
+       {0x54021, 0x1146},
+       {0x54022, 0x1100},
+       {0x54024, 0x4},
+       {0x54032, 0x9400},
+       {0x54033, 0x3209},
+       {0x54034, 0x4600},
+       {0x54035, 0x11},
+       {0x54036, 0x11},
+       {0x54037, 0x400},
+       {0x54038, 0x9400},
+       {0x54039, 0x3209},
+       {0x5403a, 0x4600},
+       {0x5403b, 0x11},
+       {0x5403c, 0x11},
+       {0x5403d, 0x400},
+       {0xd0000, 0x1}
+};
+
+/* P0 2D message block parameter for training firmware */
+static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
+       {0xd0000, 0x0},
+       {0x54003, 0xe94},
+       {0x54004, 0x4},
+       {0x54006, 0x15},
+       {0x54008, 0x61},
+       {0x54009, 0xc8},
+       {0x5400b, 0x4},
+       {0x5400d, 0x100},
+       {0x5400f, 0x100},
+       {0x54010, 0x2080},
+       {0x54012, 0x110},
+       {0x54019, 0x36e4},
+       {0x5401a, 0x32},
+       {0x5401b, 0x1146},
+       {0x5401c, 0x1108},
+       {0x5401e, 0x4},
+       {0x5401f, 0x36e4},
+       {0x54020, 0x32},
+       {0x54021, 0x1146},
+       {0x54022, 0x1108},
+       {0x54024, 0x4},
+       {0x54032, 0xe400},
+       {0x54033, 0x3236},
+       {0x54034, 0x4600},
+       {0x54035, 0x811},
+       {0x54036, 0x11},
+       {0x54037, 0x400},
+       {0x54038, 0xe400},
+       {0x54039, 0x3236},
+       {0x5403a, 0x4600},
+       {0x5403b, 0x811},
+       {0x5403c, 0x11},
+       {0x5403d, 0x400},
+       {0xd0000, 0x1}
+};
+
+/* DRAM PHY init engine image */
+static struct dram_cfg_param ddr_phy_pie[] = {
+       {0xd0000, 0x0},
+       {0x90000, 0x10},
+       {0x90001, 0x400},
+       {0x90002, 0x10e},
+       {0x90003, 0x0},
+       {0x90004, 0x0},
+       {0x90005, 0x8},
+       {0x90029, 0xb},
+       {0x9002a, 0x480},
+       {0x9002b, 0x109},
+       {0x9002c, 0x8},
+       {0x9002d, 0x448},
+       {0x9002e, 0x139},
+       {0x9002f, 0x8},
+       {0x90030, 0x478},
+       {0x90031, 0x109},
+       {0x90032, 0x0},
+       {0x90033, 0xe8},
+       {0x90034, 0x109},
+       {0x90035, 0x2},
+       {0x90036, 0x10},
+       {0x90037, 0x139},
+       {0x90038, 0xb},
+       {0x90039, 0x7c0},
+       {0x9003a, 0x139},
+       {0x9003b, 0x44},
+       {0x9003c, 0x633},
+       {0x9003d, 0x159},
+       {0x9003e, 0x14f},
+       {0x9003f, 0x630},
+       {0x90040, 0x159},
+       {0x90041, 0x47},
+       {0x90042, 0x633},
+       {0x90043, 0x149},
+       {0x90044, 0x4f},
+       {0x90045, 0x633},
+       {0x90046, 0x179},
+       {0x90047, 0x8},
+       {0x90048, 0xe0},
+       {0x90049, 0x109},
+       {0x9004a, 0x0},
+       {0x9004b, 0x7c8},
+       {0x9004c, 0x109},
+       {0x9004d, 0x0},
+       {0x9004e, 0x1},
+       {0x9004f, 0x8},
+       {0x90050, 0x30},
+       {0x90051, 0x65a},
+       {0x90052, 0x9},
+       {0x90053, 0x0},
+       {0x90054, 0x45a},
+       {0x90055, 0x9},
+       {0x90056, 0x0},
+       {0x90057, 0x448},
+       {0x90058, 0x109},
+       {0x90059, 0x40},
+       {0x9005a, 0x633},
+       {0x9005b, 0x179},
+       {0x9005c, 0x1},
+       {0x9005d, 0x618},
+       {0x9005e, 0x109},
+       {0x9005f, 0x40c0},
+       {0x90060, 0x633},
+       {0x90061, 0x149},
+       {0x90062, 0x8},
+       {0x90063, 0x4},
+       {0x90064, 0x48},
+       {0x90065, 0x4040},
+       {0x90066, 0x633},
+       {0x90067, 0x149},
+       {0x90068, 0x0},
+       {0x90069, 0x4},
+       {0x9006a, 0x48},
+       {0x9006b, 0x40},
+       {0x9006c, 0x633},
+       {0x9006d, 0x149},
+       {0x9006e, 0x0},
+       {0x9006f, 0x658},
+       {0x90070, 0x109},
+       {0x90071, 0x10},
+       {0x90072, 0x4},
+       {0x90073, 0x18},
+       {0x90074, 0x0},
+       {0x90075, 0x4},
+       {0x90076, 0x78},
+       {0x90077, 0x549},
+       {0x90078, 0x633},
+       {0x90079, 0x159},
+       {0x9007a, 0xd49},
+       {0x9007b, 0x633},
+       {0x9007c, 0x159},
+       {0x9007d, 0x94a},
+       {0x9007e, 0x633},
+       {0x9007f, 0x159},
+       {0x90080, 0x441},
+       {0x90081, 0x633},
+       {0x90082, 0x149},
+       {0x90083, 0x42},
+       {0x90084, 0x633},
+       {0x90085, 0x149},
+       {0x90086, 0x1},
+       {0x90087, 0x633},
+       {0x90088, 0x149},
+       {0x90089, 0x0},
+       {0x9008a, 0xe0},
+       {0x9008b, 0x109},
+       {0x9008c, 0xa},
+       {0x9008d, 0x10},
+       {0x9008e, 0x109},
+       {0x9008f, 0x9},
+       {0x90090, 0x3c0},
+       {0x90091, 0x149},
+       {0x90092, 0x9},
+       {0x90093, 0x3c0},
+       {0x90094, 0x159},
+       {0x90095, 0x18},
+       {0x90096, 0x10},
+       {0x90097, 0x109},
+       {0x90098, 0x0},
+       {0x90099, 0x3c0},
+       {0x9009a, 0x109},
+       {0x9009b, 0x18},
+       {0x9009c, 0x4},
+       {0x9009d, 0x48},
+       {0x9009e, 0x18},
+       {0x9009f, 0x4},
+       {0x900a0, 0x58},
+       {0x900a1, 0xb},
+       {0x900a2, 0x10},
+       {0x900a3, 0x109},
+       {0x900a4, 0x1},
+       {0x900a5, 0x10},
+       {0x900a6, 0x109},
+       {0x900a7, 0x5},
+       {0x900a8, 0x7c0},
+       {0x900a9, 0x109},
+       {0x40000, 0x811},
+       {0x40020, 0x880},
+       {0x40040, 0x0},
+       {0x40060, 0x0},
+       {0x40001, 0x4008},
+       {0x40021, 0x83},
+       {0x40041, 0x4f},
+       {0x40061, 0x0},
+       {0x40002, 0x4040},
+       {0x40022, 0x83},
+       {0x40042, 0x51},
+       {0x40062, 0x0},
+       {0x40003, 0x811},
+       {0x40023, 0x880},
+       {0x40043, 0x0},
+       {0x40063, 0x0},
+       {0x40004, 0x720},
+       {0x40024, 0xf},
+       {0x40044, 0x1740},
+       {0x40064, 0x0},
+       {0x40005, 0x16},
+       {0x40025, 0x83},
+       {0x40045, 0x4b},
+       {0x40065, 0x0},
+       {0x40006, 0x716},
+       {0x40026, 0xf},
+       {0x40046, 0x2001},
+       {0x40066, 0x0},
+       {0x40007, 0x716},
+       {0x40027, 0xf},
+       {0x40047, 0x2800},
+       {0x40067, 0x0},
+       {0x40008, 0x716},
+       {0x40028, 0xf},
+       {0x40048, 0xf00},
+       {0x40068, 0x0},
+       {0x40009, 0x720},
+       {0x40029, 0xf},
+       {0x40049, 0x1400},
+       {0x40069, 0x0},
+       {0x4000a, 0xe08},
+       {0x4002a, 0xc15},
+       {0x4004a, 0x0},
+       {0x4006a, 0x0},
+       {0x4000b, 0x625},
+       {0x4002b, 0x15},
+       {0x4004b, 0x0},
+       {0x4006b, 0x0},
+       {0x4000c, 0x4028},
+       {0x4002c, 0x80},
+       {0x4004c, 0x0},
+       {0x4006c, 0x0},
+       {0x4000d, 0xe08},
+       {0x4002d, 0xc1a},
+       {0x4004d, 0x0},
+       {0x4006d, 0x0},
+       {0x4000e, 0x625},
+       {0x4002e, 0x1a},
+       {0x4004e, 0x0},
+       {0x4006e, 0x0},
+       {0x4000f, 0x4040},
+       {0x4002f, 0x80},
+       {0x4004f, 0x0},
+       {0x4006f, 0x0},
+       {0x40010, 0x2604},
+       {0x40030, 0x15},
+       {0x40050, 0x0},
+       {0x40070, 0x0},
+       {0x40011, 0x708},
+       {0x40031, 0x5},
+       {0x40051, 0x0},
+       {0x40071, 0x2002},
+       {0x40012, 0x8},
+       {0x40032, 0x80},
+       {0x40052, 0x0},
+       {0x40072, 0x0},
+       {0x40013, 0x2604},
+       {0x40033, 0x1a},
+       {0x40053, 0x0},
+       {0x40073, 0x0},
+       {0x40014, 0x708},
+       {0x40034, 0xa},
+       {0x40054, 0x0},
+       {0x40074, 0x2002},
+       {0x40015, 0x4040},
+       {0x40035, 0x80},
+       {0x40055, 0x0},
+       {0x40075, 0x0},
+       {0x40016, 0x60a},
+       {0x40036, 0x15},
+       {0x40056, 0x1200},
+       {0x40076, 0x0},
+       {0x40017, 0x61a},
+       {0x40037, 0x15},
+       {0x40057, 0x1300},
+       {0x40077, 0x0},
+       {0x40018, 0x60a},
+       {0x40038, 0x1a},
+       {0x40058, 0x1200},
+       {0x40078, 0x0},
+       {0x40019, 0x642},
+       {0x40039, 0x1a},
+       {0x40059, 0x1300},
+       {0x40079, 0x0},
+       {0x4001a, 0x4808},
+       {0x4003a, 0x880},
+       {0x4005a, 0x0},
+       {0x4007a, 0x0},
+       {0x900aa, 0x0},
+       {0x900ab, 0x790},
+       {0x900ac, 0x11a},
+       {0x900ad, 0x8},
+       {0x900ae, 0x7aa},
+       {0x900af, 0x2a},
+       {0x900b0, 0x10},
+       {0x900b1, 0x7b2},
+       {0x900b2, 0x2a},
+       {0x900b3, 0x0},
+       {0x900b4, 0x7c8},
+       {0x900b5, 0x109},
+       {0x900b6, 0x10},
+       {0x900b7, 0x10},
+       {0x900b8, 0x109},
+       {0x900b9, 0x10},
+       {0x900ba, 0x2a8},
+       {0x900bb, 0x129},
+       {0x900bc, 0x8},
+       {0x900bd, 0x370},
+       {0x900be, 0x129},
+       {0x900bf, 0xa},
+       {0x900c0, 0x3c8},
+       {0x900c1, 0x1a9},
+       {0x900c2, 0xc},
+       {0x900c3, 0x408},
+       {0x900c4, 0x199},
+       {0x900c5, 0x14},
+       {0x900c6, 0x790},
+       {0x900c7, 0x11a},
+       {0x900c8, 0x8},
+       {0x900c9, 0x4},
+       {0x900ca, 0x18},
+       {0x900cb, 0xe},
+       {0x900cc, 0x408},
+       {0x900cd, 0x199},
+       {0x900ce, 0x8},
+       {0x900cf, 0x8568},
+       {0x900d0, 0x108},
+       {0x900d1, 0x18},
+       {0x900d2, 0x790},
+       {0x900d3, 0x16a},
+       {0x900d4, 0x8},
+       {0x900d5, 0x1d8},
+       {0x900d6, 0x169},
+       {0x900d7, 0x10},
+       {0x900d8, 0x8558},
+       {0x900d9, 0x168},
+       {0x900da, 0x1ff8},
+       {0x900db, 0x85a8},
+       {0x900dc, 0x1e8},
+       {0x900dd, 0x50},
+       {0x900de, 0x798},
+       {0x900df, 0x16a},
+       {0x900e0, 0x60},
+       {0x900e1, 0x7a0},
+       {0x900e2, 0x16a},
+       {0x900e3, 0x8},
+       {0x900e4, 0x8310},
+       {0x900e5, 0x168},
+       {0x900e6, 0x8},
+       {0x900e7, 0xa310},
+       {0x900e8, 0x168},
+       {0x900e9, 0xa},
+       {0x900ea, 0x408},
+       {0x900eb, 0x169},
+       {0x900ec, 0x6e},
+       {0x900ed, 0x0},
+       {0x900ee, 0x68},
+       {0x900ef, 0x0},
+       {0x900f0, 0x408},
+       {0x900f1, 0x169},
+       {0x900f2, 0x0},
+       {0x900f3, 0x8310},
+       {0x900f4, 0x168},
+       {0x900f5, 0x0},
+       {0x900f6, 0xa310},
+       {0x900f7, 0x168},
+       {0x900f8, 0x1ff8},
+       {0x900f9, 0x85a8},
+       {0x900fa, 0x1e8},
+       {0x900fb, 0x68},
+       {0x900fc, 0x798},
+       {0x900fd, 0x16a},
+       {0x900fe, 0x78},
+       {0x900ff, 0x7a0},
+       {0x90100, 0x16a},
+       {0x90101, 0x68},
+       {0x90102, 0x790},
+       {0x90103, 0x16a},
+       {0x90104, 0x8},
+       {0x90105, 0x8b10},
+       {0x90106, 0x168},
+       {0x90107, 0x8},
+       {0x90108, 0xab10},
+       {0x90109, 0x168},
+       {0x9010a, 0xa},
+       {0x9010b, 0x408},
+       {0x9010c, 0x169},
+       {0x9010d, 0x58},
+       {0x9010e, 0x0},
+       {0x9010f, 0x68},
+       {0x90110, 0x0},
+       {0x90111, 0x408},
+       {0x90112, 0x169},
+       {0x90113, 0x0},
+       {0x90114, 0x8b10},
+       {0x90115, 0x168},
+       {0x90116, 0x1},
+       {0x90117, 0xab10},
+       {0x90118, 0x168},
+       {0x90119, 0x0},
+       {0x9011a, 0x1d8},
+       {0x9011b, 0x169},
+       {0x9011c, 0x80},
+       {0x9011d, 0x790},
+       {0x9011e, 0x16a},
+       {0x9011f, 0x18},
+       {0x90120, 0x7aa},
+       {0x90121, 0x6a},
+       {0x90122, 0xa},
+       {0x90123, 0x0},
+       {0x90124, 0x1e9},
+       {0x90125, 0x8},
+       {0x90126, 0x8080},
+       {0x90127, 0x108},
+       {0x90128, 0xf},
+       {0x90129, 0x408},
+       {0x9012a, 0x169},
+       {0x9012b, 0xc},
+       {0x9012c, 0x0},
+       {0x9012d, 0x68},
+       {0x9012e, 0x9},
+       {0x9012f, 0x0},
+       {0x90130, 0x1a9},
+       {0x90131, 0x0},
+       {0x90132, 0x408},
+       {0x90133, 0x169},
+       {0x90134, 0x0},
+       {0x90135, 0x8080},
+       {0x90136, 0x108},
+       {0x90137, 0x8},
+       {0x90138, 0x7aa},
+       {0x90139, 0x6a},
+       {0x9013a, 0x0},
+       {0x9013b, 0x8568},
+       {0x9013c, 0x108},
+       {0x9013d, 0xb7},
+       {0x9013e, 0x790},
+       {0x9013f, 0x16a},
+       {0x90140, 0x1f},
+       {0x90141, 0x0},
+       {0x90142, 0x68},
+       {0x90143, 0x8},
+       {0x90144, 0x8558},
+       {0x90145, 0x168},
+       {0x90146, 0xf},
+       {0x90147, 0x408},
+       {0x90148, 0x169},
+       {0x90149, 0xd},
+       {0x9014a, 0x0},
+       {0x9014b, 0x68},
+       {0x9014c, 0x0},
+       {0x9014d, 0x408},
+       {0x9014e, 0x169},
+       {0x9014f, 0x0},
+       {0x90150, 0x8558},
+       {0x90151, 0x168},
+       {0x90152, 0x8},
+       {0x90153, 0x3c8},
+       {0x90154, 0x1a9},
+       {0x90155, 0x3},
+       {0x90156, 0x370},
+       {0x90157, 0x129},
+       {0x90158, 0x20},
+       {0x90159, 0x2aa},
+       {0x9015a, 0x9},
+       {0x9015b, 0x8},
+       {0x9015c, 0xe8},
+       {0x9015d, 0x109},
+       {0x9015e, 0x0},
+       {0x9015f, 0x8140},
+       {0x90160, 0x10c},
+       {0x90161, 0x10},
+       {0x90162, 0x8138},
+       {0x90163, 0x104},
+       {0x90164, 0x8},
+       {0x90165, 0x448},
+       {0x90166, 0x109},
+       {0x90167, 0xf},
+       {0x90168, 0x7c0},
+       {0x90169, 0x109},
+       {0x9016a, 0x0},
+       {0x9016b, 0xe8},
+       {0x9016c, 0x109},
+       {0x9016d, 0x47},
+       {0x9016e, 0x630},
+       {0x9016f, 0x109},
+       {0x90170, 0x8},
+       {0x90171, 0x618},
+       {0x90172, 0x109},
+       {0x90173, 0x8},
+       {0x90174, 0xe0},
+       {0x90175, 0x109},
+       {0x90176, 0x0},
+       {0x90177, 0x7c8},
+       {0x90178, 0x109},
+       {0x90179, 0x8},
+       {0x9017a, 0x8140},
+       {0x9017b, 0x10c},
+       {0x9017c, 0x0},
+       {0x9017d, 0x478},
+       {0x9017e, 0x109},
+       {0x9017f, 0x0},
+       {0x90180, 0x1},
+       {0x90181, 0x8},
+       {0x90182, 0x8},
+       {0x90183, 0x4},
+       {0x90184, 0x0},
+       {0x90006, 0x8},
+       {0x90007, 0x7c8},
+       {0x90008, 0x109},
+       {0x90009, 0x0},
+       {0x9000a, 0x400},
+       {0x9000b, 0x106},
+       {0xd00e7, 0x400},
+       {0x90017, 0x0},
+       {0x9001f, 0x2b},
+       {0x90026, 0x69},
+       {0x400d0, 0x0},
+       {0x400d1, 0x101},
+       {0x400d2, 0x105},
+       {0x400d3, 0x107},
+       {0x400d4, 0x10f},
+       {0x400d5, 0x202},
+       {0x400d6, 0x20a},
+       {0x400d7, 0x20b},
+       {0x2003a, 0x2},
+       {0x200be, 0x3},
+       {0x2000b, 0x41a},
+       {0x2000c, 0xe9},
+       {0x2000d, 0x91c},
+       {0x2000e, 0x2c},
+       {0x12000b, 0x20d},
+       {0x12000c, 0x74},
+       {0x12000d, 0x48e},
+       {0x12000e, 0x2c},
+       {0x22000b, 0xb0},
+       {0x22000c, 0x27},
+       {0x22000d, 0x186},
+       {0x22000e, 0x10},
+       {0x9000c, 0x0},
+       {0x9000d, 0x173},
+       {0x9000e, 0x60},
+       {0x9000f, 0x6110},
+       {0x90010, 0x2152},
+       {0x90011, 0xdfbd},
+       {0x90012, 0x2060},
+       {0x90013, 0x6152},
+       {0x20010, 0x5a},
+       {0x20011, 0x3},
+       {0x120010, 0x5a},
+       {0x120011, 0x3},
+       {0x40080, 0xe0},
+       {0x40081, 0x12},
+       {0x40082, 0xe0},
+       {0x40083, 0x12},
+       {0x40084, 0xe0},
+       {0x40085, 0x12},
+       {0x140080, 0xe0},
+       {0x140081, 0x12},
+       {0x140082, 0xe0},
+       {0x140083, 0x12},
+       {0x140084, 0xe0},
+       {0x140085, 0x12},
+       {0x240080, 0xe0},
+       {0x240081, 0x12},
+       {0x240082, 0xe0},
+       {0x240083, 0x12},
+       {0x240084, 0xe0},
+       {0x240085, 0x12},
+       {0x400fd, 0xf},
+       {0x400f1, 0xe},
+       {0x10011, 0x1},
+       {0x10012, 0x1},
+       {0x10013, 0x180},
+       {0x10018, 0x1},
+       {0x10002, 0x6209},
+       {0x100b2, 0x1},
+       {0x101b4, 0x1},
+       {0x102b4, 0x1},
+       {0x103b4, 0x1},
+       {0x104b4, 0x1},
+       {0x105b4, 0x1},
+       {0x106b4, 0x1},
+       {0x107b4, 0x1},
+       {0x108b4, 0x1},
+       {0x11011, 0x1},
+       {0x11012, 0x1},
+       {0x11013, 0x180},
+       {0x11018, 0x1},
+       {0x11002, 0x6209},
+       {0x110b2, 0x1},
+       {0x111b4, 0x1},
+       {0x112b4, 0x1},
+       {0x113b4, 0x1},
+       {0x114b4, 0x1},
+       {0x115b4, 0x1},
+       {0x116b4, 0x1},
+       {0x117b4, 0x1},
+       {0x118b4, 0x1},
+       {0x20089, 0x1},
+       {0x20088, 0x19},
+       {0xc0080, 0x0},
+       {0xd0000, 0x1},
+};
+
+static struct dram_fsp_msg ddr_dram_fsp_msg[] = {
+       {
+               /* P0 3733mts 1D */
+               .drate = 3733,
+               .fw_type = FW_1D_IMAGE,
+               .fsp_cfg = ddr_fsp0_cfg,
+               .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
+       },
+       {
+               /* P1 1866mts 1D */
+               .drate = 1866,
+               .fw_type = FW_1D_IMAGE,
+               .fsp_cfg = ddr_fsp1_cfg,
+               .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
+       },
+       {
+               /* P2 625mts 1D */
+               .drate = 625,
+               .fw_type = FW_1D_IMAGE,
+               .fsp_cfg = ddr_fsp2_cfg,
+               .fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
+       },
+       {
+               /* P0 3733mts 2D */
+               .drate = 3733,
+               .fw_type = FW_2D_IMAGE,
+               .fsp_cfg = ddr_fsp0_2d_cfg,
+               .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
+       },
+};
+
+/* ddr timing config params */
+struct dram_timing_info dram_timing_2GB = {
+       .ddrc_cfg = ddr_ddrc_cfg,
+       .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
+       .ddrphy_cfg = ddr_ddrphy_cfg,
+       .ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
+       .fsp_msg = ddr_dram_fsp_msg,
+       .fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
+       .ddrphy_trained_csr = ddr_ddrphy_trained_csr,
+       .ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
+       .ddrphy_pie = ddr_phy_pie,
+       .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
+       .fsp_table = { 3733, 1866, 625, },
+       .fsp_cfg = ddr_dram_fsp_cfg,
+       .fsp_cfg_num = ARRAY_SIZE(ddr_dram_fsp_cfg),
+};
diff --git a/board/freescale/imx93_frdm/spl.c b/board/freescale/imx93_frdm/spl.c
new file mode 100644 (file)
index 0000000..006c752
--- /dev/null
@@ -0,0 +1,195 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2025 NXP
+ */
+
+#include "lpddr4_timing.h"
+
+#include <init.h>
+#include <spl.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/ddr.h>
+#include <asm/arch/mu.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/arch/trdc.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/mach-imx/ele_api.h>
+#include <asm/global_data.h>
+#include <asm/sections.h>
+#include <dm/device.h>
+#include <dm/device-internal.h>
+#include <dm/uclass.h>
+#include <dm/uclass-internal.h>
+#include <linux/delay.h>
+#include <power/pca9450.h>
+#include <power/pmic.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#define SRC_DDRC_SW_CTRL               (0x44461020)
+#define SRC_DDRPHY_SINGLE_RESET_SW_CTRL        (0x44461424)
+
+static struct _drams {
+       u8 mr8;
+       struct dram_timing_info *pdram_timing;
+       char *name;
+} frdm_drams[2] = {
+       {0x10, &dram_timing_1GB, "1GB DRAM" },
+       {0x18, &dram_timing_2GB, "2GB DRAM" },
+};
+
+int spl_board_boot_device(enum boot_device boot_dev_spl)
+{
+       return BOOT_DEVICE_BOOTROM;
+}
+
+void spl_board_init(void)
+{
+       int ret;
+
+       ret = ele_start_rng();
+       if (ret)
+               printf("Fail to start RNG: %d\n", ret);
+
+       puts("Normal Boot\n");
+}
+
+void spl_dram_init(void)
+{
+       int i;
+       int ret;
+
+       for (i = 0; i < ARRAY_SIZE(frdm_drams); i++) {
+               struct dram_timing_info *ptiming = frdm_drams[i].pdram_timing;
+
+               printf("DDR: %uMTS\n", ptiming->fsp_msg[0].drate);
+               ret = ddr_init(ptiming);
+               if (ret == 0) {
+                       if (lpddr4_mr_read(1, 8) == frdm_drams[i].mr8) {
+                               printf("found DRAM %s matched\n", frdm_drams[i].name);
+                               break;
+                       }
+
+                       /* Power down and Power up DDR Mixer */
+
+                       /* Clear PwrOkIn via DDRMIX register */
+                       setbits_32(SRC_DDRPHY_SINGLE_RESET_SW_CTRL, BIT(0));
+                       /* Power off the DDRMIX */
+                       setbits_32(SRC_DDRC_SW_CTRL, BIT(31));
+
+                       udelay(50);
+
+                       /* Power up the DDRMIX */
+                       clrbits_32(SRC_DDRC_SW_CTRL, BIT(31));
+                       setbits_32(SRC_DDRC_SW_CTRL, BIT(0));
+                       udelay(10);
+                       clrbits_32(SRC_DDRC_SW_CTRL, BIT(0));
+                       udelay(10);
+               }
+       }
+}
+
+int power_init_board(void)
+{
+       struct udevice *dev;
+       int ret;
+       unsigned int val = 0, buck_val;
+
+       ret = pmic_get("pmic@25", &dev);
+       if (ret == -ENODEV) {
+               puts("No pca9450@25\n");
+               return 0;
+       }
+       if (ret != 0)
+               return ret;
+
+       /* BUCKxOUT_DVS0/1 control BUCK123 output */
+       pmic_reg_write(dev, PCA9450_BUCK123_DVS, 0x29);
+
+       /* Enable DVS control through PMIC_STBY_REQ */
+       pmic_reg_write(dev, PCA9450_BUCK1CTRL, 0x59);
+
+       ret = pmic_reg_read(dev, PCA9450_PWR_CTRL);
+       if (ret < 0)
+               return ret;
+
+       val = ret;
+
+       if (is_voltage_mode(VOLT_LOW_DRIVE)) {
+               buck_val = 0x0c; /* 0.8V for Low drive mode */
+               printf("PMIC: Low Drive Voltage Mode\n");
+       } else if (is_voltage_mode(VOLT_NOMINAL_DRIVE)) {
+               buck_val = 0x10; /* 0.85V for Nominal drive mode */
+               printf("PMIC: Nominal Voltage Mode\n");
+       } else {
+               buck_val = 0x14; /* 0.9V for Over drive mode */
+               printf("PMIC: Over Drive Voltage Mode\n");
+       }
+
+       if (val & PCA9450_REG_PWRCTRL_TOFF_DEB) {
+               pmic_reg_write(dev, PCA9450_BUCK1OUT_DVS0, buck_val);
+               pmic_reg_write(dev, PCA9450_BUCK3OUT_DVS0, buck_val);
+       } else {
+               pmic_reg_write(dev, PCA9450_BUCK1OUT_DVS0, buck_val + 0x4);
+               pmic_reg_write(dev, PCA9450_BUCK3OUT_DVS0, buck_val + 0x4);
+       }
+
+       /* Set standby voltage to 0.65V */
+       if (val & PCA9450_REG_PWRCTRL_TOFF_DEB)
+               pmic_reg_write(dev, PCA9450_BUCK1OUT_DVS1, 0x0);
+       else
+               pmic_reg_write(dev, PCA9450_BUCK1OUT_DVS1, 0x4);
+
+       /* I2C_LT_EN*/
+       pmic_reg_write(dev, 0xa, 0x3);
+       return 0;
+}
+
+void board_init_f(ulong dummy)
+{
+       int ret;
+
+       /* Clear the BSS. */
+       memset(__bss_start, 0, __bss_end - __bss_start);
+
+       timer_init();
+
+       arch_cpu_init();
+
+       board_early_init_f();
+
+       spl_early_init();
+
+       preloader_console_init();
+
+       ret = imx9_probe_mu();
+       if (ret) {
+               printf("Fail to init Sentinel API\n");
+       } else {
+               debug("SOC: 0x%x\n", gd->arch.soc_rev);
+               debug("LC: 0x%x\n", gd->arch.lifecycle);
+       }
+
+       clock_init_late();
+
+       power_init_board();
+
+       if (!is_voltage_mode(VOLT_LOW_DRIVE))
+               set_arm_clk(get_cpu_speed_grade_hz());
+
+       /* Init power of mix */
+       soc_power_init();
+
+       /* Setup TRDC for DDR access */
+       trdc_init();
+
+       /* DDR initialization */
+       spl_dram_init();
+
+       /* Put M33 into CPUWAIT for following kick */
+       ret = m33_prepare();
+       if (!ret)
+               printf("M33 prepare ok\n");
+
+       board_init_r(NULL, 0);
+}
diff --git a/configs/imx93_frdm_defconfig b/configs/imx93_frdm_defconfig
new file mode 100644 (file)
index 0000000..4f837ca
--- /dev/null
@@ -0,0 +1,124 @@
+CONFIG_ARM=y
+CONFIG_ARCH_IMX9=y
+CONFIG_TEXT_BASE=0x80200000
+CONFIG_SYS_MALLOC_LEN=0x2000000
+CONFIG_SYS_MALLOC_F_LEN=0x18000
+CONFIG_SPL_LIBCOMMON_SUPPORT=y
+CONFIG_SPL_LIBGENERIC_SUPPORT=y
+CONFIG_NR_DRAM_BANKS=2
+CONFIG_ENV_SIZE=0x4000
+CONFIG_ENV_OFFSET=0x700000
+CONFIG_IMX_CONFIG="arch/arm/mach-imx/imx9/imximage.cfg"
+CONFIG_DM_GPIO=y
+CONFIG_DEFAULT_DEVICE_TREE="imx93-11x11-frdm"
+CONFIG_TARGET_IMX93_FRDM=y
+CONFIG_SYS_MONITOR_LEN=524288
+CONFIG_SPL_SERIAL=y
+CONFIG_SPL_DRIVERS_MISC=y
+CONFIG_SPL_STACK=0x20519dd0
+CONFIG_SPL_TEXT_BASE=0x2049A000
+CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
+CONFIG_SPL_BSS_START_ADDR=0x2051a000
+CONFIG_SPL_BSS_MAX_SIZE=0x2000
+CONFIG_SYS_LOAD_ADDR=0x80400000
+CONFIG_SPL=y
+CONFIG_SPL_IMX_ROMAPI_LOADADDR=0x88000000
+CONFIG_SYS_MEMTEST_START=0x80000000
+CONFIG_SYS_MEMTEST_END=0x90000000
+CONFIG_REMAKE_ELF=y
+CONFIG_EFI_VAR_BUF_SIZE=139264
+CONFIG_EFI_RUNTIME_UPDATE_CAPSULE=y
+CONFIG_EFI_CAPSULE_ON_DISK=y
+CONFIG_EFI_CAPSULE_FIRMWARE_RAW=y
+CONFIG_BOOTCOMMAND="bootflow scan -lb; run bsp_bootcmd"
+CONFIG_DEFAULT_FDT_FILE="imx93-11x11-frdm.dtb"
+CONFIG_SYS_CBSIZE=2048
+CONFIG_SYS_PBSIZE=2074
+CONFIG_BOARD_EARLY_INIT_F=y
+CONFIG_BOARD_LATE_INIT=y
+CONFIG_SPL_MAX_SIZE=0x26000
+CONFIG_SPL_BOARD_INIT=y
+CONFIG_SPL_BOOTROM_SUPPORT=y
+CONFIG_SPL_LOAD_IMX_CONTAINER=y
+CONFIG_IMX_CONTAINER_CFG="arch/arm/mach-imx/imx9/container.cfg"
+# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
+CONFIG_SPL_HAVE_INIT_STACK=y
+CONFIG_SPL_SYS_MALLOC=y
+CONFIG_SPL_HAS_CUSTOM_MALLOC_START=y
+CONFIG_SPL_CUSTOM_SYS_MALLOC_ADDR=0x83200000
+CONFIG_SPL_SYS_MALLOC_SIZE=0x80000
+CONFIG_SPL_SYS_MMCSD_RAW_MODE=y
+CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x1040
+CONFIG_SPL_I2C=y
+CONFIG_SPL_POWER=y
+CONFIG_SPL_WATCHDOG=y
+CONFIG_SYS_PROMPT="u-boot=> "
+CONFIG_CMD_CPU=y
+CONFIG_CMD_ERASEENV=y
+CONFIG_CMD_NVEDIT_EFI=y
+# CONFIG_CMD_CRC32 is not set
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_DFU=y
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_POWEROFF=y
+CONFIG_CMD_SNTP=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EFIDEBUG=y
+CONFIG_CMD_TIME=y
+CONFIG_CMD_GETTIME=y
+CONFIG_CMD_TIMER=y
+CONFIG_CMD_REGULATOR=y
+CONFIG_CMD_HASH=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_SPAWN=y
+CONFIG_OF_CONTROL=y
+CONFIG_SPL_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_NOWHERE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_ENV_RELOC_GD_ENV_ADDR=y
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_SPL_DM=y
+CONFIG_REGMAP=y
+CONFIG_SYSCON=y
+CONFIG_ADC=y
+CONFIG_ADC_IMX93=y
+CONFIG_SPL_CLK_IMX93=y
+CONFIG_CLK_IMX93=y
+CONFIG_DFU_MMC=y
+CONFIG_IMX_RGPIO2P=y
+CONFIG_DM_PCA953X=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_IMX_LPI2C=y
+CONFIG_SUPPORT_EMMC_RPMB=y
+CONFIG_SUPPORT_EMMC_BOOT=y
+CONFIG_MMC_IO_VOLTAGE=y
+CONFIG_MMC_UHS_SUPPORT=y
+CONFIG_MMC_HS400_ES_SUPPORT=y
+CONFIG_MMC_HS400_SUPPORT=y
+CONFIG_FSL_USDHC=y
+CONFIG_PINCTRL=y
+CONFIG_SPL_PINCTRL=y
+CONFIG_PINCTRL_IMX93=y
+CONFIG_DM_PMIC=y
+CONFIG_SPL_DM_PMIC_PCA9450=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_DM_SERIAL=y
+CONFIG_FSL_LPUART=y
+CONFIG_SYSRESET=y
+CONFIG_SYSRESET_CMD_POWEROFF=y
+CONFIG_SYSRESET_PSCI=y
+CONFIG_DM_THERMAL=y
+CONFIG_ULP_WATCHDOG=y
+CONFIG_WDT=y
+CONFIG_SHA384=y
+CONFIG_LZO=y
+CONFIG_BZIP2=y
+CONFIG_UTHREAD=y
diff --git a/doc/board/nxp/imx93_frdm.rst b/doc/board/nxp/imx93_frdm.rst
new file mode 100644 (file)
index 0000000..a1f526f
--- /dev/null
@@ -0,0 +1,75 @@
+.. SPDX-License-Identifier: GPL-2.0+
+
+imx93_frdm
+==========
+
+U-Boot for the NXP i.MX93 FRDM board
+
+Quick Start
+-----------
+
+- Get and Build the ARM Trusted firmware
+- Get the DDR firmware
+- Get ahab-container.img
+- Build U-Boot
+- Boot from the SD card
+
+Get and Build the ARM Trusted firmware
+--------------------------------------
+
+Note: srctree is U-Boot source directory
+Get ATF from: https://github.com/nxp-imx/imx-atf/
+branch: lf_v2.8
+
+.. code-block:: bash
+
+   $ unset LDFLAGS
+   $ make PLAT=imx93 bl31
+   $ cp build/imx93/release/bl31.bin $(srctree)
+
+Get the DDR firmware
+--------------------
+
+.. code-block:: bash
+
+   $ wget https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/firmware-imx-8.21.bin
+   $ chmod +x firmware-imx-8.21.bin
+   $ ./firmware-imx-8.21.bin
+   $ cp firmware-imx-8.21/firmware/ddr/synopsys/lpddr4*.bin $(srctree)
+
+Get ahab-container.img
+----------------------
+
+.. code-block:: bash
+
+   $ wget https://www.nxp.com/lgfiles/NMG/MAD/YOCTO/firmware-sentinel-0.11.bin
+   $ chmod +x firmware-sentinel-0.11.bin
+   $ ./firmware-sentinel-0.11.bin
+   $ cp firmware-sentinel-0.11/mx93a1-ahab-container.img $(srctree)
+
+Build U-Boot
+------------
+
+.. code-block:: bash
+
+   $ export CROSS_COMPILE=aarch64-poky-linux-
+   $ make imx93_frdm_defconfig
+   $ make
+
+Copy the flash.bin binary to the MicroSD card at offset 32KB:
+
+.. code-block:: bash
+
+   $ dd if=flash.bin of=/dev/sd[x] bs=1k seek=32; sync
+
+Boot from the SD card
+---------------------
+
+- Configure SW1 boot switches to SD boot mode:
+  0011 SW1[3:0] - ("USDHC2 4-bit SD3.0" Boot Mode)
+- Insert the SD card in the SD slot (P13) of the board.
+- Connect a USB Type-C cable into the P16 Debug USB Port and connect
+  using a terminal emulator at 115200 bps, 8n1. The console will show up
+  at /dev/ttyACM0.
+- Power on the board by connecting a USB Type-C cable into the P1
+  Power USB Port.
index e7ec725cc04e9755ba3dac37561c26ebc3f1c716..aa7d857346da9047572d16ecab37b4628707d051 100644 (file)
@@ -15,6 +15,7 @@ NXP Semiconductors
    imx91_11x11_evk
    imx93_9x9_qsb
    imx93_11x11_evk
+   imx93_frdm
    imx95_evk
    imxrt1020-evk
    imxrt1050-evk
diff --git a/include/configs/imx93_frdm.h b/include/configs/imx93_frdm.h
new file mode 100644 (file)
index 0000000..987fcac
--- /dev/null
@@ -0,0 +1,30 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2025 NXP
+ */
+
+#ifndef __IMX93_FRDM_H
+#define __IMX93_FRDM_H
+
+#include <asm/arch/imx-regs.h>
+
+#define CFG_SYS_UBOOT_BASE     \
+       (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
+
+#ifdef CONFIG_XPL_BUILD
+#define CFG_MALLOC_F_ADDR              0x204D0000
+#endif
+
+/* Link Definitions */
+
+#define CFG_SYS_INIT_RAM_ADDR          0x80000000
+#define CFG_SYS_INIT_RAM_SIZE          0x200000
+
+#define CFG_SYS_SDRAM_BASE             0x80000000
+#define PHYS_SDRAM                     0x80000000
+#define PHYS_SDRAM_SIZE                        0x80000000 /* 2GB DDR */
+
+/* Using ULP WDOG for reset */
+#define WDOG_BASE_ADDR                 WDG3_BASE_ADDR
+
+#endif